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ABSTRACT
The work described in this report represents the collaborative efforts
of integrated-circuit (IC) parts specialists, device physicists, test-chip
engineers, and fault-tolerant-circuit designers. Their efforts were focused
on developing the technology for obtaining custom ICs from CMOS-bulksilicon
foundries using a universal set of layout rules. In pursuit of this goal the
technical efforts were guided by the requirement to develop a 3-pm CMOStest
chip for the CombinedRelease and Radiation Effects Satellite (CRRES). This
chip contains both analog and digital circuits for characterizing the space-
radiation-induced shifts in CMOStransistor parameters and inverter propaga-
tion delays, and for characterizing the single-event-upset (SEU) rates of
static randomaccess memories (SRMs). The development employed all the ele-
ments required to obtain custom circuits from silicon foundries, including
circuit design, foundry interfacing, circuit test, and circuit qualification.
The technical accomplishments of this effort include:
(a) A critical review of the military IC qualification standards. The
review indicated that many of these standards are not applicable
to the procurement of custom ICs.
(b) An assessment of the test time and area required by CMOS-bulk test
structures that are to be included in parameter extraction and
yield analysis test chips.
(c) The development of a MOSFET parameter extraction procedure, called
JMOSFIT, which allows the extraction of physically meaningful
parameters for a SPICE-like circuit simulator.
(d) The fault modeling of pinhole-array-capacitor defects in terms of
a gate-to-silicon resistive short that terminates in an
n-diffusion pocket in the silicon.
(e) The time response analysis of CMOS gates (inverters, NAN, s, NORs,
and flip-flops) for various resistive shorts which indicates the
resistive values needed to cause a faulty response.
(f) The development of a CMOS-bulk test chip for CRRES.
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SECTION 1
INTRODUCTION
I.i OVERVIEW
The objective of this effort is to develop a product assurance
methodology that will allow the procurement of reliable, custom LSI/VLSI
circuits from silicon foundries and will permit the use of these circuits in
critical system applications such as spacecraft.
The use of test chips in the manufacture of integrated circuits
(ICs) is now a routine matter [I, 2]. However, their use in the procurement
process has lagged.
The procurement of highly reliable parts by the military was
recently discussed by Macaruso [2]. He concluded that the "military pro-
curement technique emphasizes testing and retesting at a time when dramatic
improvements in process control obviate the need. In fact it has been shown
that extensive testing shortens circuit life by exposing ICs to inappropriate
tests as well as to increased risks from electrostatic discharge."
A major conclusion of this effort is that test chips can greatly
enhance the procurement of integrated circuits by allowing the identification
of wafers that will not meet parametric and defect density specifications
before the wafers are scribed and circuits packaged and sent through reliabil-
ity screening. In addition, test structures can be overstressed so as to
identify flaws such as time-dependent dielectric breakdown and electromigra-
tion. These potential circuit failure mechanisms cannot be characterized from
tests on the circuits themselves.
This effort reviews _LL*=.....uo=_"1_.*_o=....... _;.. _rr_J1"_=-"o Fho............m_l_t_rv_ _t_n-
dards to the wafer acceptance of custom ICs in Section 2.1, and the results
are summarized in Section 2.1.3. Section 2.2 describes a comprehensive test
chip for evaluating a CMOS wafer and presents the critical parameters that are
derived from the test chip. During the contract period, selected test struc-
tures were developed as indicated in Section 2.3. These structures were
selected to advance the state of the art in defect detection and yield anal-
ysis (pinhole array capacitor), in contact resistor parameter spread analysis
(contact resistor process cliff), in inverter parameter spread analysis
(addressable inverter matrix), in device reliability (reliability structures),
in worst-case circuit design (inverter noise margin analysis), and in MOSFET
parameter extraction (JMOSFIT). These structures were fabricated in both
3-_m and 1.2-_m CMOS-bulk, and selected test results are given in Section
2.4. Also discussed in this section are the methods by which the test chips
were generated, the test programs were generated, and the data was analyzed.
During this period, 2_ test chips were developed as indicated in Table
2.4.3-1. In Section 2.5, which is concerned with fault models, we investi-
gated the operating state of open-gate transistors and found that n-channel
transistors were in an off state, whereas p-channel transistors were mostly in
an on state. In addition, we evaluated the transient response of inverters,
NA_ND g_tes, NOR gates, flip-flops, and dynamic latches to the presence of
i-I
various resistor faults. In Section 2.6 we describe the development of a test
chip for the CombinedRelease and Radiation Effects Satellite (CRRES). This
chip is intended to provide device level information on how transistor param-
eters shift and how integrated circuits behave in the low-dose mixed-particle
environment of space. To aid in the analysis, the JPL CRRESchip includes a
transistor matrix, a timing sampler circuit, and a IK or 4K static RAM.
,
.
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SECTION2
TECHNICALACCOMPLISHMENTS
N86-29256
The results of this product assurance technology effort are pre-
sented in six sections, as follows: Section 2.1 discusses the wafer acceptance
procedures, Section 2.2 the test chips, Section 2.3 the test structures, Sec-
tion 2.4 the test chip methodology, Section 2.5 the fault models, and Section
2.6 the CRRES test chip.
2-I
2.1 WAFERACCEPTANCEPROCEDURES1
As was stated in the previous report for the period May 1981 -
October 1982 [I], the procedures for procuring reliable, custom integrated
circuits from silicon foundries may require that current procurement practices
be modified, and that the traditional approaches for qualifying integrated
electronics for high-reliability applications be supplemented with additional
procedures such as those employing test-chip based measurements. The reason
on which these assertions are based is the apparent inadequacy of current
procurement practices, and traditional qualification approaches, to address
recent advancesboth in integrated circuit technology and in the applications
engineering environment. These advances are several, and include the advent
of very-large-scale integration (VLSI) and the attendant very-small-scale
feature sizes, the perceived need to utilize custom circuitry as well as
standard devices, and the emerging separation of integrated circuit design and
fabrication, with the latter function being provided by the silicon foundry.
During the current contract period (October 1982 - October 1984),
qualification procedures currently employed by different organizations have
been investigated to ascertain their status and applicability relative to the
scenario described above. Particular attention has been given to those areas
in which additional, useful information can be provided by employmentof the
test-chip methodology developed as part of this program. Development of proto-
type documentation has begun, to provide formal requirements and procedures
that incorporate those features of both the traditional approach and the test-
chip methodology that are both applicable and proven. In the overall qualifi-
cation process, many traditional procedures are both applicable (perhaps with
somemodification) and proven, while few traditional procedures deal with wafer
acceptance from a silicon foundry. As a result, the prototype wafer acceptance
requirements and procedures are based almost entirely on the test-chip methodo-
logy and are similar to those currently employed by ISl [2], with additional
reliability-related factors.
2.1.1 Basis for Evaluation of Current Qualification Procedures
2.1.1.1 Introduction. The evaluation of existing qualification procedures
for potential application to custom VLSI electronics requires close examina-
tion of several critical issues surrounding the nature of these devices. A
basic assertion is that VLSI is both quantitatively and qualitatively different
from lesser scales of integration, and procedures that may be well suited for
small and medium-scale integration or discrete devices may be totally inappro-
priate for VLSI. The issue of customization adds an additional dimension for
examination.
2.1.1.1.1 Very-Large-Scale Integration (VLSI). The term "very-large-scale
integration," or VLSI, infers three interrelated attributes: high circuit
complexity, small feature size, and relatively large chip size. The utiliza-
tion of VLSI in place of small or medium-scale integration can result in a
IThis section was prepared by Norman F. Stahlberg.
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substantial increase in system reliability, due to a drastic decrease in
external interconnections; however, such utilization also complicates reli-
ability assurance matters greatly. At present, no one has developed a
qualification/screening method demonstrably optimized to assure VLSI device
reliability. Somework has been done by Schroen [3] but, as will be seen
below, his use of process controls maynot be applicable in the foundry
environment. Manyof the techniques employed in conventional qualification/
screening procedures are oriented toward small and medium-scale level technol-
ogy. VLSI implies a level of complexity that may not allow complete electri-
cal testing of the device (unless adequate testability features are designed
into it) and that surely obscures knowledge of many internal states during
life test and burn-in. An additional implication at the present time is the
possible use of fabrication process technologies that are not fully mature.
2.1.1.1.2 Highly Automated Design and Testing. To deal with the large size
and high complexity of VLSl devices in a timely and cost-effective manner, the
capability of the individual designer must be enhanced or supplemented through
the use of automated design and layout tools, and the respective capability of
the test engineer enhanced by automated testing techniques. This inserts a
new dimension into the problems of reliability assurance and device qualifi-
cation, but also presents a new and potentially powerful set of techniques for
use in achieving those ends. Current procedures for qualification and reli-
ability assurance do not yet take adequate advantage of this valuable resource.
2.1.1.1.3 High Reliability Products. The integrated circuits and subsystems
addressed in this report are for application in systems that must exhibit
extreme reliability. The integrated devices contained in those systems must
offer long service life (on the order of ten years) and high resistance to
hostile environments, including both temperature and ionizing radiation. The
issues of accelerated life testing and burn-in need to be revisited within the
context of VLSI devices and associated technologies.
2.1.1.1.4 Custom Circuits and Subsystems. The term "custom" implies three
interesting and perplexing attributes of the devices being addressed: low-
volume production (relative to a typical commercial volume), lack of user
history, and "foundry" fabrication. Conventional qualification/screening
methods assume large (cumulative) numbers of devices will be constructed such
that statistical analysis can be applied. Although some of this analysis is
possible given a smaller total population, the validity of these approaches is
questionable with small numbers of devices. Implicit in most conventional and
proposed methods is a dependence on the time and volume of production so as to
permit design improvements and identification of deviant lots by comparison to
historical data (i.e., by using a learning curve). The low-volume situation
will limit the utility of the learning curve to improve the device as volume
accumulates, and gives rise to the use of accelerated life testing to supply
the missing basis for reliability prediction. Also missing is the ability to
use information from a large body of collateral users to feed back to the
design engineers regarding the functionality and performance of the device in
field applications. As a result, additional effort must be given to design
validation and verification before deployment of the devices (preferably before
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fabrication). The issue of foundry fabrication is taken up in the next
section.
2.1.1.1.5 Nontraditional Development Methodology. The issue of custom
devices leads to another new element not addressed by conventional qualifica-
tion procedures, namely the contemporary employment of a nontraditional
methodology in the development of these devices. This methodology involves
the general separation of development functions between different organiza-
tions. These functions include logic design, circuit design, circuit layout,
lithography, wafer fabrication, device packaging, and testing. In this context
the wafer fabrication is performed by a "silicon foundry," and often an addi-
tional organization, the "silicon broker," is included to coordinate the
different functional activities.
Foundries can vary greatly from those who will provide only wafer
fabrication service to those who will fabricate, test, and package your
device. The foundry environment assumed in this evaluation will provide more
than just minimal service, but will not in any way be a full-service type. It
is assumed that this foundry will limit the access to the process by the cus-
tomer and will permit no external control over the process. Thus any conven-
tional qualification/screening methods that rely explicitly or implicitly on
access to or control of the process in any direct way will not be applicable
to the environment as described above.
2.1.2 Review and Evaluation of Military Qualification Procedures
Much of the material presented in this section is derived from
research conducted at the University of Arizona under the auspices of the JPL
Director's Discretionary Fund (JPL Contract Number 956855) [4].
2.1.2.1 Introduction. The practices and procedures reviewed in this report
are represented by the following documents [5-11], which are reviewed indivi-
dually in the sections that follow:
iI
2.
3.
4.
5.
6.
7.
MIL-STD-883C
MIL-STD-976A
MIL-STD-977
MIL-M-38510F
MIL-HDBK-339 (USAF)
MIL-STD-CLSIC (NWSC/ICE) [proposed document]
MIL-STD-XXXX (RADC/ITT) [proposed document]
This review has been made within the context set forth in Section
2.1.1, which focuses on the ability of the procedure or practice to satisfy
the reliability requirements of custom, high-reliability VLSI devices. The
individual document reviews are divided into two parts: first, a description
of the purpose and content of the document, and second, a commentary on details
identified as being inappropriate, irrelevant, outdated, or deficient in some
regard. In summary, given the context set forth in Section 2.1.1, problems
were felt to exist at three levels:
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l. Basic assumptions. The basic assumptions underlying much of
the MIL qualification process as represented by the documents
listed above would appear to be flawed. For example, the
existence of process controls does not necessarily lead to a
reliable product, nor do the controls specified in the current
documentation lead to a uniform, repeatable process.
. Procedural concepts. Because of these alleged flaws in the
basic assumptions, many resulting concepts are ineffective
(e.g., line certification and production lot acceptance).
. Technical requirements. Many of the current technical require-
ments are either inadequate or inapplicable, since many major
failure mechanisms and reliability parameters are ignored,
and many measurement and inspection techniques are seriously
outdated. Technical requirements are changing rapidly, both
as feature sizes shrink and as our understanding of various
physical phenomena progresses.
A further summary of the detailed evaluations may be found in Section 2.1.3.
2.1.2.2 Document Evaluations.
2.1.2.2.1 MIL-STD-883C: Test Methods and Procedures for Microelectronics.
A. DESCRIPTION
The stated purpose of this document is to "establish uniform
methods, controls, and procedures for designing, testing, identify-
ing and certifying microelectronic devices suitable for use within
military and aerospace electronic systems." The coverage of the
document is rather comprehensive; the sections of the document that
are particu!ar]y relevant to the subject at hand, and are commented
upon herein, are:
i. Method 1010.5: Temperature Cycling
2. Method 1014.6: Seal
3. Method 1015.5: Burn-In Test
4. Method 2010.7: Internal Visual Inspection
5. Method 2012.5: Radiography
6. Method 2018.1: Scanning Electron Microscope (SEM) Inspection of
Metallization
7. Method 5007.5: Wafer Lot Acceptance
8. Method 5010: Test Procedures for Custom Monolithic Microcircuits
B. COMMENTS
I. Method 1010.5: Temperature Cycling
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The present temperature limits are specified to be -65 degrees C
to +150 degrees C. Modernmanufacturing technology, however,
often uses either vapor phase or infrared reflow of solder for
board attachment of integrated circuits. These reflow methods
require temperatures of at least 210 degrees C. Thus, the upper
temperature limit for the temperature cycling screen test is
substantially lower than the temperature to which the circuit
will be cycled (at least once, assuming no rework) in the system
manufacturing environment.
2. Method 1014.6: Seal
Maintenance of the cavity dew point below 0 degrees C for an
extended period of time requires a leak rate well below the fine
seal leak rate of 5 X i0 exp-8 atm-cc/sec permitted by this
method [12]. In addition, test condition B allows the use of
the Krypton method of leak detection. Harmful effects to the
die due to radiation have been experienced using this leak
detection method in cases where marginal seal leaks are involved
[13]. Lowering the fine seal leak rate limit by at least a
factor of five should minimize both problems, and is easily
supported by current technology.
3. Method 1015.5: Burn-ln Test
Burn-in is the most effective screen to eliminate infant mortali-
ties, because it simulates actual or worst-case operation of the
device accelerated through a time/power/temperature relationship.
It is most effective for detecting die-related failure modes,
which vary with the process technology used in the manufacture
of the device.
In complex devices such as VLSI microcircuits, there is little
distinction between the stresses resulting from static or
dynamic burn-in, since it becomesincreasingly difficult to
implement a clear-cut version of either option. The complexity
of VLSI tends to isolate and mask the internal states of the
chip. The static burn-in configuration tends to stress only the
input and output circuitry, without providing the intended
stress to interior circuit nodes. By the same token, reverse-
bias burn-in becomesessentially meaningless, due to the impossi-
bility of knowing which input state reverse-biases the maximum
number of junctions.
The best knowledge to date indicates that some combination of
static and dynamic burn-in, combined with an overvoltage stress
test for MOS devices, yields the best burn-in screen. The
overvoltage test is not a true burn-in technique, per se, but is
more effective in detecting oxide breakdown (a major failure
mode in MOS devices) than is temperature stressing. This is due
to the low activation energy, and resulting weak thermal
dependence, of the oxide breakdown mechanism.
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The burn-in specifications given in Method 1015.5 need to be
examined closely and modified in light of the reasons mentioned
above. Additionally, the general issue of burn-in must be placed
on firmer footing, taking into account the failure modesand
mechanismsintroduced by increasingly smaller feature sizes and
new technologies. Waysof analyzing new devices to determine
the proper burn-in parameters must be devised, since the burn-in
condition developed for a particular device must be based on an
understanding of that device's construction, operation, and
topography [14].
4. Method 2010.7: Internal Visual Inspection
The utility of this test was greatest when SSl and MSl technol-
ogy was the state of the art. Given the feature sizes and ele-
ment densities typical of VLSl, the practicality of this test is
limited to gross defects on the die or in bonding, or contamina-
tion in the package.
5. Method 2012.5: Radiography
The use of x-ray techniques can be useful in determining defects
in the die-attach material for an encapsulated device. The
value of this test is highly dependent on the experience of the
operator evaluating the resulting photographs. Therefore, an
improperly trained or skilled operator can provide inadequate
screening for die-attach defects. In addition, this test is not
useful for evaluating bond-wire integrity unless the bond wires
are exclusively gold [15]. Finally, this test can be used for
seal-width measurements, but again, the adequacy of the test is
operator-dependent. The utility of this screen is thus question-
able.
6. Method 2018.1: Scanning Electron Microscope (SEM) Inspection of
Metallization
The intent of this method is to assure the minimum current-
carrying capability of the chip metallization. This is impor-
tant to detect potential failure mechanisms due to electromigra-
tion. The method depends on the inference of wafer lot
metallization attributes from semi-quantitative observations by
SEM on a small sample of lot metallization. The generally sub-
jective interpretation of the observations is known and is one
drawback of the technique. A more serious drawback is the fact
that pass/fail criteria are not directly linked to long-term
performance of the device, but are usually based on worst-case
assumptions regarding electromigration mean-time-to-failure
(MTTF) and metal thinning at steps. It is possible to implement
test structure-based methods that more directly and quantitative-
ly predict future performance of the metallization. This more
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direct measurementmethod would allow some line widths that
appear marginal from SEMinspection to pass and, more impor-
tantly, reject metal coverages that look acceptable in SEMviews,
but in fact are not capable of handling the given current.
7. Method 5007.5: Wafer Lot Acceptance
The wafer acceptance phase represents a crucial step in foundry-
fabricated custom device development. Contrary to the tradi-
tional scenario, the foundry has no responsibility for the
design, only for its implementation into silicon. In general,
the customer must have control of the acceptance process and,
hence, needs additional insight into, if not responsibility for,
the wafer-level testing. The following tests need to be examined
for applicability to the custom microcircuit scenario and appro-
priateness of limits to contemporary fabrication technology.
a. Wafer Thickness - According to the precept that too thin a
wafer will lead to brittleness and too thick a wafer will
makescribing difficult to accomplish without introducing
defects, this method is valid. From the standpoint of
microcircuit reliability, however, this test is of little
consequence.
b. Metallization Thickness - The intent of this test is to
determine the current-carrying capability of the metal. What
the test will not detect is the uniformity of the thickness
(e.g., step coverage), variations in which can have
deleterious effects on metal performance regardless of
thickness. Refer to commentsin item (6) above (concerning
Method 2018.1).
c. Thermal Stability - The weaknessof this specification lies
in the retention of criteria that do not reflect the capabili-
ties of present semiconductor technology. For example, the
limit for gate oxide stability in MOSdevices is specified to
be 400 mV. A limit in the realm of 50 mVto i00 mV is more
suitable for high-reliability devices and is well within the
capabilities of modern, well-controlled processes utilizing
0.l-micrometer gate oxide thicknesses.
d. Gold Backing Thickness - Measurementof this parameter is
appropriate only if eutectic die attach methods are employed.
Currently, the use of noneutectic adhesives is being con-
sidered as a meansof solving the problems encountered in
eutectically attaching the large die used in VLSI devices[16].
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8. Method 5010: Test Procedures for CustomMonolithic Microcircuits
This method replaces 5004 (Screening Procedures) and 5005 (Quali-
fication and Quality Conformance Procedures) for the custom
microcircuit scenario. As with 5004, it refers back to 5007.5
for coverage of Wafer Lot Acceptance (see con_nents above).
What Method 5010 adds for application to custom microcircuits is
a provision for die evaluation (including radiation testing per
Methods 1017.2, 1019.2 and 1020), die attachment evaluation, and
(optional) pre-seal burn-in. Method 5010 removes reverse-bias
burn-in as a requirement, but retains it as an option. It also
increases the burn-in time from 240 hours to 320 hours for Class
S devices, dividing that time into two 160-hour increments with
an intermediate electrical screen. Without doubt, these changes
are both appropriate and significant;the retention of reverse-
bias burn-in, however, even as an option, is without sound basis.
Life testing per Method 1005.4 (i000 hours at 125 degrees C) is
retained in Method 5010. A weakness in this procedure is that
any failure mechanism not activated within the specified param-
eters will not be identified. Also, the sampling method
employed ensures only that the particular devices tested meet
the specified requirements, and says nothing for the other
devices in the production run. In addition, life testing does
not act as a predictor of reliability; it can only indicate that
a failure has occurred.
2.1.2.2.2 MIL-STD-976A: Certification Requirements for JAN Microcircuits.
A. DESCRIPTION
Be
The purpose of this standard is to establish criteria for certifi-
u=_ui,, .... _ulred h,r_............MTT-M-RRR]OF.Th_s certification is a pre-
requisite to microcircuit qualification, and is performed in
advance of, and independent of, procurement. More specifically,
the standard establishes the minimum requirements for the certifi-
cation of manufacturing facilities and lines used in the production
and testing of high-reliability JAN-grade microcircuits. Coverage
includes plant facilities, equipment, personnel training, process
controls, testing, and documentation. Actual test methods and pro-
cedures used to implement these requirements are provided by
MIL-STD-977 (refer to Section 2.1.2.2.3 below).
COMMENTS
The underlying assumptions followed in 976A are that access exists
to the process, that the process can be "frozen," and that
modification of the process is possible. Although no "typical"
foundry exists, it is in general true that:
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i. Details of the process used by the foundry will not be revealed
to the customer.
2. The process will not be "frozen" for the customer.
3. The foundry will not expend the time or the moneyrequired to
obtain line certification.
Becauseof this (understandable) situation, the requirements
embodiedin MIL-STD-976Aare probably inapplicable to the custom
microcircuit scenario.
There are also other objections to the basic tenets of 976A, the
most basic of which is that 976A infers that the capability to
control critical processes within certain bounds will automatically
ensure reliability. No guarantee exists that if a process is
"under control," it will produce a reliable product. In addition,
the phrase "established bounds" used in 976A is very nebulous; the
established bounds for a reliable device are not defined in 976A,
and generally are unknown (except perhaps through experience with
the particular process in reference to a particular type of device).
An additional, and serious, deficiency in 976A is that the standard
does not directly address the major failure mechanismsthat
predominate in VLSI technology. For example, Section 5.3.10
contains specifications for inspection by a scanning electron
microscope. The current-carrying capability of metallization of a
given chip is only indirectly addressed by this method. Maintaining
a SEMprogram for measuring metallization thickness at oxide steps
does not directly ensure that problems at those steps will not
occur, since the sample sizes involved in the method are of
necessity quite small. The test-structure-based method mentioned
above in relation to MIL-STD-883C,Method 2018.1, would use a
significantly larger sample size.
2.1.2.2.3 MIL-STD-977: Test Methods and Procedures for Microcircuit Line
Certification.
A. DESCRIPTION
This standard describes test methods and procedures applicable to
the control of materials and processes used in the manufacture of
microcircuits, and is explicitly limited to silicon wafer fabrica-
tion. The standard is intended to complement MIL-STD-883, and
covers the operations required during wafer processing and
inspection, starting with the raw materials and ending with the
finished wafer. Some alternative test methods and procedures are
also given as references, and the choice from among the listed
alternatives is at the manufacturer's option unless otherwise
specified in the procurement documentation. Additionally, at the
manufacturer's option, equivalent test methods and procedures may
be used, provided that the results are within the desired accuracy
of measurement and that approval has been granted by the certifying
authority.
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B. COMMENTS
Although 977 is entitled "Test Methods and Procedures for Micro-
circuit Line Certification," application of the test methods and
procedures contained in it does not seem to be restricted to line
certification; indeed, 977 seems to be treated as an extension of
MIL-STD-883C, providing test methods and procedures for use in the
wafer fabrication phase of JAN microcircuit production. Interest-
ingly, 977 is not explicitly referenced in MIL-M-38510F, as one
would expect, but is referred to only indirectly through 883C,
where the primary reference is in Method 5007.5 (Wafer Lot
Acceptance). Those sections of MIL-STD-977 that are referenced
in MIL-STD-883C, Method 5007.5, are as follows:
i. Method 1580: Substrate Thickness and Flatness
2. Method 2500: Capacitance-Voltage Measurements to Determine Oxide
Quality
3. Method 5500: Measurement of Film Thickness
2.1.2.2.4 MIL-M-38510F: General Specification for Military Microcircuits.
A. DESCRIPTION
The purpose of this specification is to establish the general
requirements for military (JAN) microcircuits, including the
quality assurance and reliability assurance requirements that must
be met in the acquisition of those microcircuits. The scope of
38510F includes multichip microcircuits and hybrid devices as well
as monolithic microcircuits. (The distinction between multichip
microcircuits and hybrids is rather subtle; the former is defined
as "a microcircuit consisting of elements formed on or within two
or more semiconductor chips which are separately attached to a
substrateo" while the latter is defined as consisting of elements
that are a combination of the film microcircuit type and the
semiconductor type, or a combination of one or both with discrete
parts.)
Major concepts that are embodied in 38510F, and which will be
discussed in this report, are as follows:
I. Line Certification
2. Product Assurance Plan
3. Wafer Lot Acceptance
4. Package Seal
5. Screening Tests
6. Device Qualification
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B. COMMENTS
Concerns with 38510F for purposes of application to the custom,
foundry-fabricated microcircuit scenario can be categorized
according to the topics listed in item (A) above. These concerns
are as follows:
i. Line Certification
MIL-M-38510Frequires line certification as prescribed in
MIL-STD-976A. The problems associated with this concept have
been discussed in relation to that document. In addition to the
unlikelihood of a foundry accepting or actually maintaining a
process freeze following certification, the benefits of doing so
whenthe life-of-type is only a few wafer lots is not clear.
2. Product Assurance Plan
In the foundry environment, the requirement of a formal Product
Assurance (PA) plan as detailed in 38510F is of questionable
feasibility and benefit. Somedegree of product assurance
surely will be performed on the part of the foundry, but almost
certainly not to the extent prescribed in 38510F. Government
approval of a quality control plan probably would be unaccept-
able to a foundry; also, the existence of a PA plan does not
ensure that a qualified reliable product will be produced. The
existence and implementation of the plan only infers that there
will be a resultant increase in the quality of the product being
produced. The arguments for the maintenance of such a PA plan,
therefore, are similar to those presented in relation to
MIL-STD-976A.
3. Wafer Lot Acceptance
According to MIL-M-38510F, a wafer lot is defined as
"...consist[ing] of microcircuit wafers processed in a manner
that requires every wafer to be subjected to each batch process
as a group.... " Implicit in this definition is the assertion
that uniformity exists between wafers after being subjected to
each batch process. Conversely, investigations by Linholm [17]
and Buehler [i] have indicated that, in reality, significant
intralot variations exist. This is consistent with the fact
that few, if any, contemporary fabrication processes are truly
batch processes. These results lead to the conclusion that
wafer acceptance must be performed on an individual wafer basis;
indeed, in somecases, parametric variations across a wafer may
be sufficient to require acceptance to be performed on a
chip-by-chip basis. In either case, traceability of a die to a
wafer lot is meaningless.
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Testing methods associated with the wafer lot acceptance provi-
sions of 38510F are given in MIL-STD-883C, Method 5007.5, and
individual con_ments are to be found in reference to that Method
(Section 2.1.2.2.1B-8 of this report). An additional point to
be made is that, since large quantities of custom devices would
not be produced, the idea of lot jeopardy that is embedded in
the wafer lot concept is not applicable. The conclusion that
follows this analysis is that wafer lot acceptance as defined in
MIL-M-38510F is technically inadequate to meet the requirements
of custom microcircuits.
4. Package Seal
Present procedures call for a package sealing environment of
5000 ppm at +i00 degrees C maximum moisture content. Noting
that 5000 ppm moisture gives a dew point slightly below 0
degrees C, it is widely agreed that the limit should be
reduced. Present technology easily supports a limit of 3000
ppm, and i000 ppm maximum is not difficult to achieve repro-
ducibly at a competent packaging facility.
5. Screening Tests
Given the silicon foundry scenario, the organization responsible
for performing the screening tests is not generally prescribed.
Once a foundry fabricates wafers associated with a custom
device, the processed wafers are generally delivered to the
customer, who, in turn, determines the testing and packaging of
the die, unless the foundry also offers those services. In the
the case of MIL-M-38510F, all screens are assumed to have been
performed under the same roof as was the fabrication. Therefore,
+_^ _+ _licatio n _ MTT--M--_RqlN_ _ _h_ Fn,,n_ry _h,_nn
is unclear.
The screening sequence utilized in 38510F is based on
MIL-STD-883C, Method 5010. Many wafer-level tests need to be
strengthened or added, including, for example, determination of
oxide integrity and time-dependent dielectric breakdown (TDDB)
characteristics. Overvoltage stress testing should be added to
the burn-in procedure; detailed comments are given in Section
2.1.2.2.1 of this report (concerning MIL-STD-883C, Method
1015.5).
6. Device Qualification
Qualification and quality conformance per 38510F is primarily
based on 1000-hour life testing of the product devices as speci-
fied in MIL-STD-883C, Method 5010. Implicit in this practice is
that if a failure mechanism is not activated within the param-
eters of these particular tests, the mechanism will not be
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identified. Given this problem, and those detailed in Section
2.1.2.2.1 of this report (concerning MIL-STD-883C,Method 5010),
life testing maybe only marginally beneficial to the qualifica-
tion program required for custom microcircuits.
As a whole, the applicability of MIL-M-38510Fto custom micro-
circuit qualification is severely limited. No mention is made
in 38510Fof developing quality and reliability in the design
stage of a device. Also, new and more direct methods for deter-
mination of quality and reliability of the physical implementa-
tion need to be be developed, relative to those specified in
38510F, for application to foundry-fabricated custom
microcircuits.
2.1.2.2.5
A.
MIL-HDBK-339 (USAF): Custom Large Scale Integrated Circuit
Development and Acquisition for Space Vehicles.
DESCRIPTION
This document contains requirements for the management, design, and
manufacturing control of custom, monolithic, large-scale, integrated
microcircuits intended for use in high-reliability space systems.
Additionally, 339 contains general requirements for the use of
those devices in such high-reliability applications. As a military
handbook, 339 is intended to be referenced as a guidance document
in space vehicle acquisition contracts.
The MIL-HDBK is divided into four parts. There is a main section,
which does the conceptual development for the program plan, and
three appendixes. Appendix C is of particular importance, since it
provides the guidelines by which a custom microcircuit would be
screened and qualified for space system use. The main body of 339
details designer and manufacturer requirements to ensure that the
issue of testability is addressed during the design of the custom
microcircuit. The testability program is outlined completely in
Appendix A, which describes in detail the philosophy behind the
testability issue and the methodology required for successful
implementation of a testability program. In addition, Appendix A
includes specific design considerations.
Topics covered by 339 which have been selected for comment in this
report are as follows:
i. Product Assurance Program
2. Designer Capability Audit
3. Manufacturer Capability Audit
4. Hardness Assurance Program
5. Appendix C: General Military Specification for Large Scale
Integrated Circuits for Space Vehicles
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B. COMMENTS
For evaluating the reliability of microcircuits, the MIL-HDBK
provides a very comprehensive alternative to MIL-STD-38510F.
MIL-HDBK introduces some reliability assurance concepts that, to
date, have not been presented in other procedures (either accepted
or proposed). In the Functional Design section, the MIL-HDBK
defines the test structures that would be desirable for usage on
test chips. Included are test structures that would be valuable
for reliability prediction.
A side-by-side comparison of MIL-HDBK-339 with MIL-M-38510F reveals
many similarities between the two, with minor variations in limits
and procedures. Some of the notable differences between the two
are described in item (5) below. The variations between 38510F and
339 reveal an attempt by the latter to implement methods to better
test VLSI devices. Notable is the use of test structures in the
MIL-HDBK, even though no specifics are given regarding testing
environments. Also, radiation hardness is emphasized in this
document.
1. Product Assurance
The product assurance program described in 339 affects both the
designer and manufacturer of integrated circuits. The program
requires documentation of all requirements associated with the
related product assurance. The program also requires manufac-
turers to continually compare the production device to the one
designed conceptually via destructive physical testing on a
sample basis. Other details include identifying key inspection
points in the manufacturing operation and those manufacturing
steps that are critical to reliability assurance.
From a reliability assurance standpoint, product assurance does
not assure device reliability. Such a program will ensure that
a design and process are being implemented faithfully by the
manufacturer, but reliability is assured only through inferen-
tial logic. Furthermore, in the custom VLSI environment, the
product assurance concept is not applicable. The ability to
specify the programs that a foundry will implement to assure
that a functioning, reliable device is being manufactured
probably will not exist.
2. Designer Capability Audit
A unique characteristic of the MIL-HDBK is that reliability-
related requirements are placed on the designer as well as the
manufacturer. Some key points of this portion of 339 are as
follows:
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a. A design baseline is assumed to exist.
b. Information is obtained regarding previous design experience
of the design organization.
c. The design organization must have computer-aided design (CAD)
capability.
d. The designer must have the capability to include testability
and fault tolerance in the custom design.
e. The designer must have the capability to design for radiation
hardness.
3. Manufacturer Capability Audit
The manufacturer capability audit is the approximate equivalent
of line certification per MIL-STD-976A. Two key points from
this section are:
a. A manufacturing and assembly baseline is assumed to exist and
is also assumed to be presentable to outside concerns.
b. The manufacturer is required to follow the quality assurance
provisions, including the screening procedures, detailed in
Appendix C. This, in turn, requires the capability to
successfully fulfill the requirements regarding test
structures, failure analysis, and hardness assurance.
Because of the similarity of this section of MIL-HDBK-339 to the
line certification requirements of MIL-STD-976A, some of the
problems inherent to 976A also apply to 339. One of these
problems is due to the unwillingness of foundries to reveal
details about processes to customers. Also, a foundry may or
may not have extensive experience in a particular area (e.g.,
3-micrometer, poly-gate CMOS technology) [18]; considering the
size of many current foundries, a broad range of experience is
not probable. Finally, a typical foundry will not be able to
satisfy the requirement for hardness assurance capability. It
would appear that a capability audit per MIL-HDBK-339 would
eliminate most, if not all, of today's foundries from being
considered as sources for high-reliability, radiation-hardened,
custom microcircuits. At best, it would identify individual
foundries as potential sources of custom fabrication in a
specific technology. If the provisions of MIL-HDBK-339 are to
be followed, a new generation of silicon foundries will have to
be brought into existence to service this specialty market; only
time will tell whether or not this will occur. On the other
hand, there is the possibility of defining procedures that can
effectively deal with the limitations of current foundries, and
still ensure a high-quality, high-reliability product.
4. Hardness Assurance Program
The MIL-HDBK prescribes a detailed program for hardness
assurance. The program includes the formation of a Hardness
Assurance (HA) Organization to create and implement an HA plan.
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This organization would have memberscontributing to design
reviews and manufacturer audits. The designer of a radiation
hardened device is required to provide detailed information on
the performance and testing of the device in a radiation
environment. As mentioned above in item (3), a foundry is
required to have radiation hardness experience. In the Physical
Design section of 339, layout rules are specified for HA. The
HA program and its associated features can assist in assuring
radiation hardness during the design phase, but in the custom
microcircuit environment, the requirements during and after
manufacture of the device are of primary concern; therefore,
features of the HA program are of secondary importance.
Appendix A (Radiation Hardness Requirements) contains detailed
information on a radiation-hardened device lot-conformance pro-
gram. This program defines the radiation hardness level of a
device and establishes three categories of devices related to
the radiation design margin. Appendix C (General Military
Specification) mentions the use of either test devices or chips
for determining levels of radiation hardness for a given
device. This appendix establishes the use of test structures
for radiation-hardness testing, but the structures are not used
as predictors for specific failure mechanisms occurring during
the irradiation of a device. Although the radiation-hardness
level of a lot has been determined by this method, the reason
for the degree of hardness remains unknown. Failure mechanism
information can be used to determine weaknesses in the fabrica-
tion process, and such information should be obtained and so
used. Finally, no method for radiation screening is specified
in Appendix C.
5. Appendix C: General Military Specification
In addition to the radiation-hardness aspects mentioned above in
item (4), the general specification outlines some specific
design criteria, including the following:
a. The use of standard cells and circuit partitioning is
emphasized.
b. "Reliance on post-assembly screening tests to detect discrep-
ant devices shall be reduced to the extent practicable, by
the use of design features and test structures that can be
used for in-process controls, inspections, or tests."
c. Testability features are required to be included in the
design whenever possible.
d. Limits are specified for conductors, passivations, and
environmental stresses, including temperature and pressure.
The concepts provided by Appendix C are fundamental to good
design, and introduce some ideas that have not previously been
presented in a formal qualification program. These concepts
will improve only the quality of design, however, not the
reliability of the product --_ ...._ _'" _ _....A_y
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Notable differences between the tenets of MIL-HDBK-339and
MIL-M-38510Finclude the following:
a. Reducedreliance on post-assembly screening. The MIL-HDBK
states explicitly, "Reliance on post-assembly screening tests
to detect discrepant devices shall be reduced to the extent
practicable by the use of design features and test structures
that can be used for in-process controls, inspections, or
tests." The emphasis is on building, rather than testing,
reliability into a device. The use of specific test struc-
tures is detailed to complement this de-emphasis of post-
assembly screening. These test structures include both pro-
cess monitors and reliability predictors. In contrast,
38510Frelies heavily on post-assembly screening with no use
of test structures.
b. The MIL-HDBKrequires dynamic as well as static burn-in to be
performed as part of the screening requirements; 38510F
requires only static burn-in, although through MIL-STD-883C,
Method 5010, allows the option of dynamic. Dynamicburn-in
should stress a maximumnumberof gates, which is an impor-
tant consideration with highly complex VLSI devices. Devel-
oping a dynamic burn-in program, however, is not trivial.
c. The MIL-HDBKprovides muchmore comprehensive coverage of the
radiation-hardness issue than does MIL-M-38510F, paying
extensive attention to radiation-critical materials, pro-
cesses, and procedures. Design aspects of radiation hardness
also are included. Radiation testing is muchmore severe
than in 38510F, and includes testing to ten times the speci-
fication level or failure, whichever comesfirst, for each
specified radiation environment.
d. The concept of a wafer lot is maintained in MIL-HDBK-339,but
the size of the lot is limited to four wafers; MIL-M-38510F
places no limit on wafer lot size. Since the number of
wafers processed together is typically i0 or more, limiting
the lot size to four wafers is tantamount to reducing the
wafer lot to a single wafer, and should be so stated. Refer
to Section 2.1.2.2.4 of this report (concerning MIL-M-38510F,
Wafer Lot Acceptance) for further comments.
2.1.2.2.6
A.
MIL-STD-CLSIC (N-WSC/ICE): Military Standard for Custom LSl
Microcircuits with Design Rules and Quality Requirements.
DESCRIPTION
This document represents another effort to generate a military
standard for application to custom microcircuits. The document was
prepared by Integrated Circuit Engineering (ICE) Corporation under
contract to the Naval Weapons Support Center in Crane, Indiana.
The final draft is dated June 1982. The stated scope of the docu-
ment is to "establish the minimum requirements for the manufacture
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B.
of standard-design-ruled, LSl-technology, monolithic microcircuits,
and the quality and reliability assurance requirements which must
be met in the procurement of microcircuits" [punctuation modified].
The proposed MIL-STD includes the use of test structures as process
control monitors, referring to NBS Special Publication 400-6 [19]
for test chip descriptions. Layout design rules and process control
requirements are specified for four specific technologies:
i. Silicon gate NMOS (single and double poly)
2. Silicon gate CMOS (single and double poly)
3. Metal gate NMOS
4. Metal gate CMOS
The appendixes contain tables and flow charts that specify process
check points and measurement intervals.
COMMENTS
In general, this document relies extensively on MIL-M-38510F, with
major differences in only two areas:
i. Wafer acceptance requirements are based on specific electrical
and physical parameters utilizing test structures.
2. Design (layout) rules are specified for four MOS technologies.
Specific requirements are given for the use of test devices as
process control monitors (PCM). Device parameters for given
technologies are prescribed in the appendixes. These parameters
are of an electrical nature only, with the exception of Tox, and
contain no reliability or geometry predictors. The number of test
chips on a wafer is specified as "four or five," and a minimum of
three test chips on each wafer must meet the limits defined in the
tables. The number of test structures contained i** the test chips
must be "sufficient" to perform the required process control
measurements.
With respect to the custom microcircuit scenario, the following
conclusions can be drawn:
i. Since this document relies heavily upon MIL-M-38510F, it also
suffers all the same "problems" (e.g., line certification,
process inflexibility, and technical deficiencies in some
methods and some areas).
2. Requiring device parameter stability through the PCM require-
ments will aid in the design and fabrication of (relatively)
high-yielding chips and help assure wafer fabrication process
stability. The PCM requirements do not, however, explicitly
address reliability-related factors. To a definite (but
unknown) degree, the factors that result in improvement of yield
through device parameter stabilization will also improve relia-
bility. However, the capabilities of the specified test struc-
tures do not _A_I^_+ .... nL=_ ..... 6_ comprehension of many major failure
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2.1.2.2.7
A.
mechanisms. The test chip requirement is thus inadequate, since
it falls short of the known capabilities of test structures to
identify the presence of major failure mechanisms.
3. The design rule requirements seem to reduce design (and procure-
ment) flexibility. They do have the advantage of providing a
conservative design rule baseline. Benefits of this baseline,
however, are probably overweighed by the awkwardness of having
to fit the specified rules into the framework of a rapidly
evolving technology. Unfortunately, the design rules specified
in the document are 5-pm rules, which have already been outdated
by current fabrication technology. What is needed, in fact, is
a set of general requirements (e.g., minimum metal contact over-
lap) that can be scaled and modified as technological capabil-
ities change.
MIL-STD-XXXX (RADC/ITT): Quality Procedures for VLSI/VHSIC Type
Devices.
DESCRIPTION
This documentation represents a currently ongoing effort on the
part of Rome Air Development Center (RADC) to update existing
military standards and specifications, in particular, MIL-M-38510F
and MIL-STD-883C, Method 5007.5 (Wafer Lot Acceptance). The work
is being performed under contract to RADC by ITT Advanced Technology
Center, LSI Technology Division. The comments given in this report
are based solely on the content of ITT Interim Reports Nos. 4 and
5, circa 1984 [ii].
Bo COMMENTS
The recommendations to RADC by ITT in Report No. 4 generally mirror
the current requirements found in MIL-M-38510F, except in the use
of test structures for process control and reliability evaluation.
The use of test structures also is incorporated into the procedure
for line certification. The recommended line certification proce-
dure, under the aegis of an amended 38510, would rely on the utili-
zation of test structures to complement standard evaluations of
quality and capability. The goals of these evaluations are to:
i. Verify that the manufacturer's QA program conforms with Appendix
A of the amended MIL-M-38510.
2. Verify, in general, that the manufacturer can produce the speci-
fied product.
3. Verify, in general, that the manufacturer is capable of sustain-
ing the production of a quality product.
A significant portion of the report contains standardized check-
lists for use during the evaluation of a manufacturer.
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The recommendations contained in Report No. 5 are concerned with
modifying wafer lot acceptance requirements (Method 5007,
MIL-STD-883C). They constitute a variation of the current Method
5007.5, deleting wafer thickness requirements, tightening thermal
stability requirements (to delta VT = 5% of VDD), and adding
requirements for line width/pitch and contact resistance stability.
The SEM inspection requirements of Method 2018 remain (unfortunate-
ly) unchanged. The sampling plan generally relies on one test
structure or wafer per lot.
The proposed specification changes appear to suffer from most of
the shortcomings of the current MIL-M-38510F, including formal line
certification. An effort has been made, however, to utilize new
evaluation technology (e.g., test structures) in both line certifi-
cation and wafer lot acceptance. The proposed wafer lot acceptance
requirements are an improvement on 38510F, but are in fact still
weak and insufficient in scope. For example, several VLSI failure
mechanisms (e.g., TDDB and charge injection,) are not covered at
all in the modified 5007. The thermal stability limits, although
tighter than in Method 5007.5, are much looser than current tech-
nology will support. The work embodied in this document bears fol-
lowing, but the basic approach is fundamentally traditional in
nature, and is not likely to result in an optimized qualification/
acceptance specification.
2.1.3 Conclusions
The current military qualification process (represented by the docu-
ments reviewed in this report) has proven effective when applied to devices of
moderate scale produced by traditional means. It appears, however, that many
of the concepts incorporated into this process are ineffective, and many tech-
nical requirements either inadequate or inapplicable, when evaluated from the
standpoint of custom, foundry-fabricated, VLSi microcircuits.
For example, the Foreword to MIL-STD-976A states that "definite
criteria will assure that microcircuits are manufactured under conditions
which have been demonstrated to be capable of continually producing highly
reliable products." The problems with this premise are at least threefold:
I. The criteria for capability assessment are currently unknown,
and are the subject of ongoing research.
2. No such conditions have been demonstrated for devices having the
feature sizes typical of "VLSI."
3. Capability does not imply accomplishment. A great deal of
attention is currently paid to the examination of the process,
the associated quality control apparatus, and the quality of the
raw materials. Emphasis should be shifted to an examination of
the results of the process by improved testing of the end
product.
The current Class S qualification requirements also do not address
several major VLSl-level failure mechanisms, and should be modified and
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I. Time-dependent dielectric breakdown (TDDB).
2. Electrostatic discharge (ESD).
3. Hot carrier effects.
The effects of items 1 and 2, which are specific to CMOSdevices,
are exacerbated by high density and small feature size. Item 3 is specific to
small geometries (less than 3-micrometer feature size).
Furthermore, the current procedures do not reflect the separation
of developmental functions (design, wafer fabrication, packaging, etc.) that
exist in a "silicon foundry" scenario. In particular, the qualification
process must be extended to include the design evaluation through advanced,
but proven, analytical techniques. Coverage should include validation and
verification of the design at all levels of description, fault simulation, and
analyses of performance and testability. MIL-HDBK-339provides a start in
this direction.
Finally, the screening procedures (stressing, testing) to be
applied to the final packaged devices need to be strengthened and updated to
reflect the wealth of experimental and empirical data that has been gathered
over the last several years, and to address the failure mechanismsdescribed
above.
It must be emphasized that testing or stressing a componentdoes
not make it more reliable. On the contrary, reliability must be an inherent
quality of the component: it is a function of the process used to fabricate
the device. As a result, the more mature fabrication technologies tend to
produce the more reliable devices. The yields of a mature process are also
inclined to be higher, although high yields do not necessarily infer high
reliability. The extent to which devices are screened, and the severity of
the screens, dependsboth on the type of device and on the intended applica-
tion [14]. Semiconductor technologies are evolving very rapidly, and maturity
of process is becoming increasingly rare. Procedures for qualifying devices
produced by those processes must be flexible enough to accommodatethis evolu-
tion, while providing the user of those devices with well-founded and unambigu-
ous meansof ensuring quality and reliability.
The wafer acceptance requirements described in the following section
have been excerpted from a set of comprehensive qualification requirements that
are currently being developed at JPL in an attempt to satisfy the objectives
stated above. This effort, to date, has been conducted under the auspices of
the JPL Director's Discretionary Fund as Task Number288, Qualification
Research for Reliable CustomLSI/VLSI Electronics, with additional support
from the Product Assurance Technology program regarding wafer acceptance.
2.1.4 Prototype Wafer Acceptance Requirements
2.1.4.1 Preface. The content of this document is based on the assumption
that the various qualification issues leading to the formal approval of a
custom device for space system usage can be separated into four categories:
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I. Supplier qualification
2. Design qualification
3. Process qualification
4. Package qualification
Device qualification, then, is the sum total of these four categor-
ies combined with inspection, stressing, and testing of the subject device.
Device certification is considered to be the end result of the device qualifi-
cation process, and applies to individual devices, not to classes or produc-
tion lots of devices.
The first category, supplier qualification, applies independently
to each individual supplier of critical goods and/or services throughout the
design, wafer fabrication, packaging, and testing phases of device development
and production. The end result of the supplier qualification process is
certification of that supplier for a specific type of product or service.
Process qualification refers herein to the evaluation of the wafer
processing performed for a specific device, not to the qualification of a par-
ticular process for future use. The end result of this process qualification
is acceptance of those wafers. The remainder of this prototype requirements
document is limited to this qualification stage. The associated procedure is
based largely on the extraction of performance and parametric information from
specialized test structures, not from measurementsmadeon the subject circuit.
These test structure-based measurementscan be accomplished quickly and
straightforwardly, and can produce results that are both highly accurate and
unambiguous. The test structures themselves can be carefully characterized
and highly standardized, thus inserting a degree of "user history" into the
qualification process that is otherwise missing.
A basic premise of the process qualification requirements is that
each wafer must meet specified criteria on an individual, rather than a pro-
duction lot, basis. The basis for this premise is that few, if any, of the
separate fabrication steps to which a wafer is subjected are truly batch pro-
cesses in the required sense. The processing steps are highly individual in
nature, as far as the wafers are concerned, with significant variability of
critical parameters between wafers. This individual character is increasingly
evident as fabrication techniques becomeincreasingly advanced. Additionally,
critical parameters show significant variability across the surface of an
individual wafer, a fact which is also reflected in the procedures required by
this document.
A further premise is that a circuit designer in a separate organi-
zation must be provided with somebaseline information on which to predict
circuit performance. The requirement resulting from this premise is that the
foundry must produce a product that exhibits SPICEparameters within specified
tolerances about specified nominal values. The nominal values can relate to
those that the foundry can supply readily, but they need to be known to the
designer beforehand. The tolerances must, of necessity, relate to the perfor-
mancetolerances required by the designer in response to the systems applica-
tion, but may be specified in a generic sense, perhaps by levels related to
producibility (and, therefore, yield).
2-23
The current content of this document is based on the best informa-
tion available at the time of writing, and it is intended that the content be
updated to reflect the latest state of development, as further investigation
separates facts from assumptions. Procedures will be contained in a separate
document, and will be based on measurementtechniques detailed in JPL Publica-
tion 83-70 (Product Assurance Technology for Procuring Reliable, Custom
LSI/VLSI Electronics Report for Period: May 1981 - October 1982). Experi-
mental procedures are currently being implemented on custom fabrication runs
related to spacecraft systems and programs including CRRES(see Section 2.5)
and Mariner Mark II (Digital Filter Processor for X-Band Transponder).
2.1.4.2 Introduction. Criteria for process qualification and wafer accep-
tance shall be based on the assertion that the role of the foundry is to pro-
vide wafers containing a specified minimum number of chips (die) that exhibit
a high likelihood of correct functionality, performance, and reliability. The
degree of likelihood shall be based on the evaluation of the functionality,
performance, and parametric information exhibited or obtained by devices other
than the subject circuits, which are located in areas on the wafer closely
adjacent to the subject circuits. The criteria, therefore, fall into three
categories:
I. Functionality Prediction
2. Performance Prediction
3. Reliability Prediction
This process evaluation shall be performed by means of electrical
measurements made on specialized test structures included on the silicon wafers
containing the subject circuits and, to some extent, chemical and physical
analyses of the materials system of which those wafers are composed. The
initial measurements are designed to be quick and qualitative, and to identify
regions of the wafers that merit more detailed, quantitative analysis.
2.1.4.3 Criteria
2.1.4.3.1 Functionality Prediction. Two criteria shall deal with predicting
the basic functionality of the subject circuit. The first shall be based on
the ability of a simple inverter circuit to toggle. An inverter has been
chosen as a "canary" circuit since it represents the simplest example of a
functional circuit containing both p-channel and n-channel transistors (CMOS
technology assumed) and all contact types. The inverter shall be fabricated
using the same design rules and feature sizes as the subject circuit, and
should provide the quickest indication of potentially correct functionality.
More than one inverter shall be provided for interrogation in case one is
rendered inoperative by a random defect.
The second criterion shall be based on a measure of the random
defect density on the particular wafer. The random defect density (RDD) must
be below a specified value for the wafer to be acceptable. Several types of
test structures for RDD measurement are currently being evaluated for routine
use. Being necessarily large, they would he located in a drop-in test chip
(DITC), rather than in an on-chip test strip.
2-24
2.1.4.3.2 Performance Prediction. A quick first measure of potential perfor-
mance shall be provided by the inverter circuit (threshold voltage) and by an
adjacent ring oscillator (oscillation frequency/stage delay). These provide
the most basic DC and AC parameters, respectively, and are easy and quick to
determine. The primary performance prediction criteria shall be based on the
demonstrated fabrication of a semiconductor system that yields SPICE param-
eters within the specified tolerances of the specified nominal values. These
parameters shall be provided by extraction from electrical measurements made
on a system of specialized test structures located on the DITC. Until such
time as these parameters are put on a sound physical basis, this extraction
shall be performed by an empirically based computer program such as SUXES (or
accepted equivalent).
2.1.4.3.3 Reliabilit 7 Prediction. Reliability prediction criteria shall be
based on a combination of information from specialized test structures located
on the DITC and from physical analysis of the materials system contained in the
wafer. Electrical and environmental stressing of specified test structures
shall also be employed during the final phases of device qualification, after
packaging. Verification of adherence to the specified design rules shall be
an additional criterion for acceptance from a reliability standpoint, as well
as from a performance standpoint. Gross errors, of course, will also affect
the basic functionality of the circuit implementations.
2.1.4.4 Requirements. In the following set of requirements, an attempt has
been made to minimize the number of test structures, the number of individual
tests, and the amount of test equipment required to make those tests. As time
progresses, as better correlations are made between the results obtained from
test structures and the subject circuits, and as the associated measurement
techniques become increasingly refined, a substantial further reduction in
time and effort should be realized. Until then, some penalty in time, effort,
and silicon area must be tolerated to obtain the necessary information.
2.1.4.4.1 Test Strip. A strip of test structures shall be provided on, or
adjacent to, each die. Each test strip shall contain at least two simple
inverter circuits having individual access, and a ring oscillator consisting
of several (at least five) of these inverters connected in series. Probe pads
shall be configured in the standard NBS (2 x N) format. The test strip may be
located in the kerf area Of the wafer unless it is specified in the procure-
ment document that the integrity of the test strip be preserved in the
packaged part.
2.1.4.4.2 Test Chip. A drop-in test chip (DITC) shall be provided in speci-
fied sites on each wafer. Each test chip shall contain specialized structures
for purposes of device parameter extraction, design rule checking, random
fault analysis and reliability analysis. Structures for device parameter
extraction shall be adequate in number and type to support SPICE 2G level 3
circuit simulation.
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2.1.4.4.3 Test Equipment.
2.1.4.4.3.1 Wafer Handling Equipment. The wafer handling/probing equip-
ment shall be compatible with the standard NBS-developed 2 x N probe-pad array
using an 80-_m pad size on a 160-_m grid. The probe card wiring shall
support guarded, 4-terminal measurements of required parameters. The probing
equipment shall be enclosed to shield the wafer under test from ambient light
and to provide a controlled atmospheric environment. Wafer stepping shall be
automated to provide repeatable positioning and to facilitate positive identi-
fication of the probe location for entry into the database.
2.1.4.4.3.2 Instrumentation. The instrumentation shall support guarded,
4-terminal measurements of the voltage and current, where the forcing voltage
or current can be independently controlled. The instrument outputs to the
database shall be restricted to representing voltage, current, resistance,
conductance, or capacitance. The instrumentation shall be automated to facili-
tate data acquisition.
2.1.4.4.4 Test Software. This requirement has yet to be established.
2.1.4.5 Wafer Probe Sequence. This sequence of measurements has been
designed to allow a quick, qualitative assessment of the viability and uni-
formity of the wafer, followed by a series of quantitative measurements that
are restricted to those regions of the wafer that appear likely to contain
acceptable chips.
2.1.4.5.1 Test Strip. The first measurements to be made on each wafer shall
be of characteristics of simple circuits ("canaries") contained in the test
strips located on each individual chip. The initial test shall be to demon-
strate the ability of a simple inverter circuit to toggle. If either inverter
toggles correctly, then the threshold voltage is measured and the ring oscilla-
tor is interrogated. If neither inverter toggles properly, then the chip is
noted as being probably unacceptable and the wafer prober shall proceed to the
next chip in sequence without further measurements being made on the "bad"
chip. If the threshold voltage of the inverter and the oscillation frequency
and power dissipation of the ring oscillator all meet their respective nominal
design values within the specified tolerances, then the chip shall be con-
sidered to be potentially acceptable. Failing to satisfy any of these criteria
establishes the chip as being probably unacceptable.
The "potentially acceptable" and "probably unacceptable" data shall
be used to generate a wafer map on which potentially acceptable and unaccept-
able regions are established. Chips may be selected only from those regions
of the wafer where proper inverter and ring oscillator operation are demon-
strated, provided that (i) this potentially acceptable region covers at least
a specified percentage of the total surface area of the wafer, (2) the observed
variation in behavior follows a well-behaved pattern across the wafer surface,
and (3) at least one DITC is located within the region. If these three pro-
visos are not met, then the entire wafer is defined as being unacceptable and
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further testing is unwarranted except for failure analysis purposes. If all
seven of the above criteria are satisfied, then the DITC site(s) is interro-
gated for more detailed information.
2.1.4.5.2 Test Chip. Following the identification of the potentially accept-
able regions of the wafer, parametric measurements shall be made on special-
ized test structures contained in the DITC(s) located within those regions.
Parameters extracted for SPICE simulation shall be within the specified toler-
ances of their specified nominal values for that region to be considered
acceptable. If such parameters fall outside the specified tolerances, the
associated region is established as being unacceptable.
Following measurement of the device characteristics for SPICE
parameter extraction, other test structures on the DITC shall be interrogated
to verify the fidelity of the implementation to the specified design rules.
If the nominal values are not met within the specified tolerances, the asso-
ciated region is established as being unacceptable.
Reliability-related information shall then be obtained from test
structures also located on the DITC. When the associated reliability criteria
have been satisfied (which may include physical analysis of wafer material),
the wafer region shall then be considered to be acceptable. Failing to
satisfy these criteria shall establish the region as being unacceptable.
2.1.4.6 Data Acquisition and Analysis. This requirement has yet to be
established.
2.1.4.7 Wafer Acceptance Flow Diagram. The wafer acceptance flow diagram
is shown in Figure 2.1-1.
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Figure 2.1-1. Wafer acceptance flow diagram
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2.2 TESTCHIPS
An integral part of the wafer acceptance procedures described in
Section 2.1 is comprehensive test chips. In this section we survey the six
categories of the test chips and define the test structures that are included
in each category. Then we evaluate the maturity of each test structure and
evaluate the area and test time required for each test structure based on our
current standard 2-by-N probe pad array and our parametric test system.
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2.2.1 CMOS-BulkCritical Parameter SetI
This section lists the parameters that have to be determined to
perform wafer or lot evaluations, as well those required to model the behavior
of devices and/or circuits in order to predict their performance. This set of
parameters was derived for a CMOS process, and the parameters are listed in
Table 2.2.1-1, where the body layer refers to either the well or substrate
layers. There is some duplication in the listing of the parameters. For
example, the layer line-width, the layer sheet resistance, and the contact
resistance appear in a number of the categories. The symbols for each test
structure are explained in Section 2.2.2. The parameters are listed under the
six categories that are described in the following subsections, that were
first described elsewhere [I], and that have proven to be a useful
classification system.
2.2.1.1 Process Parameters. These parameters are used to monitor the
stability of a manufacturing process by measuring those parameters that
determine some of the significant process variables such as dopant concentra-
tions, oxide thickness, line-width control of the different layers, and the
interlayer contact resistances.
2.2.1.2 Device Parameters. In a CMOS process, the elements of interest are
MOSFETs, contacts, and wires. Parameters that characterize these elements are
required as inputs to circuit simulation programs. In Table 2.2.1-1, the
major parameters required for the SPICE [2] MOSFETs are listed.
2.2.1.3 Circuit Parameters. These parameters are required by the circuit
designer to allow the evaluation of noise margins and circuit timing. The
majority of these parameters are determined using an inverter or a simple
combination of inverters such as ring oscillators.
2.2.1.4 Layout Rules. The information provided by these measurements is
required by both tLhe circuit d_signer and the circuit user. The parameters in
this group determine whether or not a circuit can be designed using a given
set of geometrical design rules. Although their prime purpose is not that of
process control, these parameters can provide important information on the
ability of a given manufacturing process to consistently produce devices within
a given set of geometrical design rules. The five subcategories listed below
follow from the analysis of the layout rules shown in Figure 2.2.1-1. Here it
is seen that the layout rules can be described by five uniquely different
diagrams: layer width, same layer spacing, different layer spacing, external
extensions, and internal extensions. As indicated in the figure, a number of
electrical test structures are available to evaluate almost all the rules. In
some cases the measurements are direct and provide quantitative numbers, but
in other cases the measurements must be indirect and provide qualitative
information.
IThis section was prepared by C. A. PJna and M, C= Bueh!er;
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2.2.1.5 Defect Parameters. The structures in this category are divided
between those that can be used for quantitative diagnostic purposes and those
that can provide a qualitative indication of the nature of defects. The
diagnostic defect density structures provide an indication of the defect
density that can be obtained from a wafer lot or individual wafer. The
structures used provide a measurement of gate oxide defect density, normally
expressed in terms of elements/defect (see Section 2.3.1). Other parameters,
such as bridging fault densities or step-coverage faults, can also be deter-
mined. The indicator defect density structures are miniature circuits that
have row and column addressing. This allows us to pinpoint the location of
defects in the circuitry so that visual inspection may be used to ascertain
the nature of the defect.
2.2.1.6 Reliability Parameters. The structures associated with this
category are currently under development. The potential savings possible after
these methods are implemented are judged to be quite large. Two advantages
are seen: (a) wafers that exhibit poor reliability parameters can be identi-
fied before circuits are packaged, thus saving package and burn-in costs, and
(b) overstressing can be performed on test structures that cannot be performed
on circuits, thus identifying reliability problems before they show up in the
field. Despite the lack of maturity of these structures, the information that
can already be obtained with test structures is impressive: (a) the radiation
hardness of gate oxides can now be determined at the wafer level by means of a
simple electrical test, without the need to actually expose the devices to
radiation (see Section 2.3.4.1), and (b) time-dependent oxide breakdown (TDDB)
can be used to obtain information on long-term life of gate oxides (see
Section 2.3.4.3).
2.2.1.7 References.
. M. G. Buehler, T. W. Griswold, C. A. Pina, and C. Tim.c, "Test Chips for
Custom ICs: Six Kinds of Test Structures," Circuits Mfg., 22, 36-42
(June 1982).
. A. Vladimirescu and S. Liu, "The Simulation of MOS Integrated Circuits
Using SPICE2," Electronics Research Laboratory, University of California,
Berkeley, Memorandum No. UCB/ERL M80/7 (October 1980).
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Tabl_ 2.2.1-1. Critical Parameters and Associated Test Structures
TEST STRUCTURES PARAMETERS TEST STRUCTURES 2
1.0 PROCESS PARAMETERS
i.i Layer Line-Width
1.2 Layer Sheet Resistance
1.3 Metal-Layer Contact Resistance
1.4 Body Dopant Density
1.5 Body Resistivity
1.6 Layer-Layer Alignment
1.7 Body Lifetime
1.8 Junction Leakage Current (IDBLEAK)
1.9 Junction Breakdown Voltage
I.i0 Oxide Thickness
I.ii Gate-Oxide Breakdown Voltage (VBG)
1.12 Field-0xide Threshold Voltage
1.13 Channel Leakage Current (IDSO)
1.14 Transistor Punch-Through Voltage (VPT)
2.0 DEVICE PARAMETERS
2.1 TRANSISTORS
2.1.1 Threshold Voltage (VTO)
2.1.2 Body Effect Factor (GAMMA)
2.1.3 Conduction Factor (KP)
2.1.4 Effective Channel Width (WE)
2.1.5 Effective Channel Length (LE)
2.1.6 Channel Length Modulation (LAMBDA)
2.1.7 Subthreshold Conduction Factor (NFS)
2.1.8 Gate Oxide Capacitance (COX)
2.1.9 Gate-Source/Drain Overlap Cap. (CG/DSO)
2.1.10 Gate-Body Overlap Capacitance (CGBO)
2.1.11 Zero-Bias Junction Capacitance (CJ)
2.1.12 Zero-Bias Junction Grading Factor (MJ)
2.1.13 Zero-Bias Sidewall Junction Cap. (CJSW)
2.1.14 Zero-B. Sw. Junc. Cap. Grad. Fact. (MJSW)
2.2 CONTACTS
2.2.1 Contact Resistance
2.3 WIRES
2.3.1 Layer Sheet Resistance
2.3.2 Layer Line-Width
2.3.3 Layer-Layer Capacitance
3.0 CIRCUIT PARAMETERS
3.1 Inverter Output for Input Low (VHIGH)
3.2 Inverter Output for Input High (VLOW)
3.3 Inverter Threshold for Output = Input (VINV)
3.4 Inverter Gain (GAIN)
3.5 Inverter Noise Margin (INVNM)
3.6 Gate Delay (TAU)
XBR, SXBR
XBR, SXBR
CR, CR-A
CAP, TR
PFPR
ALIR
DI, CAP
TR
TR, DI
CAP, CAPF
CAP, RTTR
TRF
TR
TR
TR, 6TINV
TR, 6TINV
TR, 6TINY
TR, 6TINV
TR, 6TINV
TR, 6TINV
TR, 6TINV
RTTR, CAP
RTTR
CAPF
RTDI
RTDI
RTDI
RTDI
CR
XBR, SXBR
XBR, SXBR
STP, CMB
INV, INV-A
INV, INV-A
NV, INV-A
INV, INV-A
INV, INV-A
RO, TS
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Table 2.2.1-1. (continued)
TEST STRUCTURES PARAMETERS TEST STRUCTURES 2
4.0 LAYOUT RULE PARAMETERS
4.1 Layer Line-Width
4.2 Same Layer Spacing
4.3 Different Layer Spacing
4.4 Contact Size
4.5 Layer Extensions
5.0 DEFECT PARAMETERS
5.1 DEFECT DENSITY
5.1.1 Shorts: Different Layers (Pinholes)
5.1.2 Opens: Different Layers (Contact Integrity)
5.1.3 Shorts: Same Layer (Layer Bridging)
5.1.4 Opens: Same Layer (Layer Step Coverage)
5.2 DEFECT LOCATION
5.2.1 Transistor Matrix
5.2.2 Inverter Matrix
5.2.3 Static RAM
6.0 RELIABILITY PARAMETERS
6.1 Time-Dependent Dielectric Breakdown
6.2 Radiation Hardness
6.3 Electromigration
6.4 Oxide Instabilities
6.5 Contact Integrity
6.6 Latch-Up Transistor
XBR, SXBR
SXBR, CS
CS, ALIR
CR, CR-A
CS
CAP-A
CR, CR-A
CMB
STP
TR-A
INV-A
SRAM
TDDB
RTR, TR
CR, CMB
TR, CAP
CR, CR-A
LUTR
2See Section 2.2.2 for a discussion of each test structure.
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2.2.2 Catalog of CMOSCritical Parameters and Test Structures I
This section includes a detailed parameter set necessary for wafer
and lot evaluation of CMOSintegrated circuits using test structures. The
parameter set is characterized by area requirements of individual structures,
the test and/or evaluation time, the value of the test structure, and an
estimate of the structure's maturity status.
In the following material each test structure is described briefly
and an abbreviation is assigned to the structure. As seen below, a relatively
small number of test structure types are adequate to provide the information
for wafer acceptance and device characterization. A majority of the structures
have been validated in several technologies and feature sizes: NMOS, CMOS-bulk,
and CMOS-SOS, and at feature sizes ranging from 1.2 pm to 5 _m. At the end
of this section the structure area considerations are discussed with respect
to the use of stand-alone or matrixed test elements.
2.2.2.1 Test Structure Area, Test Time_ Value, and Status. The "area" shown
per structure depends on whether the test elements in a structure are stand-
alone, out-board, or matrixed. For the stand-alone structures the test element
is completely surrounded by probe pads. For this case the area is calculated
by the rectangle defined by the probe pads. The test elements of each stand-
alone structure are connected to an individual probe pad. For these structures
we use no common bussing of the structure elements to eliminate the possibility
that tests from one structure may affect the results of tests of another.
The out-board structures consist of the round transistors used for
hot-carrier studies and ring oscillators. For these structures the area
includes the probe pads and the test element. The matrixed structures consist
of test element arrays, and the area includes the probe pads and the matrix.
For structures contained in a matrix, bussing is, of course, used. For these
structures we must consider the possibility that the results are affected by
the other elements in the matrix, including the addressing circuitry. The
stand-alone or out-board structure approach, rather than the matrixed approach,
is felt to be a more satisfactory.approach when dealing with wafer/lot
acceptance for high-reliability applications.
The following area estimates are based on test structures designed
in 3-pm CMOS and the use of the 2-by-10 probe pad array. This array [I]
consists of square pads that are 80 _m on a side and spaced 160 pm center-to-
center.
The "value" given to each structure is based on a scale of 1 to 5,
where a score of 5 indicates the most valued structure. This value system is
based on our need at JPL to assess the quality of the wafer fabrication process
in terms of parameter means, standard deviations, and defect densities and on
our need to acquire parameters for circuit simulation. The structures with a
score of 5 are those structures that should be included in any test chip or
strip.
IThis section was prepared by C. A. Pina and B. R. Blaes.
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The "test time" given should be considered as a relative time, for
it depends on many factors. For instance, the test time will include the data
acquisition time, and in somecases it will include someon-line computation
and data analysis as well. For example, in the maximumslope method for
measuring the MOSFETthreshold voltage, an iteration technique is used that
requires computer computation to seek out the maximumslope point. In addi-
tion, the test time is a function of the particular measurementsystem. The
system in use at JPL consists of a switch matrixed based system that inter-
connects a set of measuring instruments with a probe card mounted on a wafer
prober. The system is controlled with an LSI 11/23 computer. Further details
of the system are given elsewhere [2]. All measurementsare assumedto be
taken in wafer form.
To provide the reader with an indication of the maturity of a test
structure, we have provided a status code for each of the test structures. A
status of I is assigned to a structure if it is in commonusage, a status of 2
is assigned if the structure is in use at JPL, and a status of 3 is assigned
if the structure is under development at JPL.
2.2.2.2 Critical Test Structures. In the following discussion the suffix A
indicates array types of test structures and the suffix F indicates a structure
fabricated with a field oxide; otherwise, the structures are fabricated with a
gate oxide.
SXBR
XBR
SPLIT-CROSS-BRIDGE RESISTOR [2]. This structure is an eight-terminal
resistor that consists of a van der Pauw cross structure to allow
the measurement of the layer sheet resistance. In addition, the
structure has a bridge resistor and split-bridge resistor to allow
the measurement of the line-width and the line spacing. A variation
of the split-cross-bridge resistor is the cross-bridge resistor
(XBR) [3]. This structure is a six-terminal resistor and so
requires an area of only 400 _m x 240 um. The XBR can be used
to measure only the sheet resistance and the line-width and not the
line spacing. The area, test time, and value for the split-cross-
bridge resistor are:
AREA : 560 _m x 240 pm
TEST TIME : I s
VALUE : 5
STATUS : I
CS COLLISION STRUCTURE [4]. This structure consists of a number of
two-terminal structures that are designed to evaluate certain layout
rules that cannot be evaluated by another structure, such as the
overlap of the doping layer beyond the diffusion layer and the
overlap of the metal beyond the contact window. These structures
consist of a number of individual segments in which one part of the
individual segments is varied geometrically. An open or short
condition indicates when a geometrical boundary has been exceeded.
AREA : 80 pm x 240 pm
TEST TIME : I s
VALUE : 3
STATUS : 3
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PFPR
ALIR
CR
CR-A
D1
PLANAR-FOURP OBERESISTOR[5]. This structure has four terminals
all connected to the body layer. It is used to determine the body
resistivity using DC current and voltage measurements.
AREA : 240 _mx 240 _m
TESTTIME : i s
VALUE : 2
STATUS : i
ALIGNMENTRESISTOR[6]. This structure has ten terminals and is
used to determine the alignment between such layers as metal-to-
contact and metal-to-diffusion using DC current and voltage
measurements.
AREA : 720 pmx 240 pm
TESTTIME : 2 s
VALUE : 3
STATUS : i
CONTACTRESISTOR[7]. This structure is a four-terminal resistor
designed to measure the contact resistance between two different
layers. By using a selected group of contact resistors of varying
areas, a measure off the process quality (i.e., the "process cliff")
can be obtained (see Section 2.3.2).
AREA : 240 _mx 240 _m
TESTTIME : 0.5 s
VALUE : 5
STATUS : I
CONTACTRESISTORARRAY.This structure has 20 contacts that include
connections to addressing circuitry and analog inputs to the
contacts in the array. The structure contains 225 individually
addressable contacts of various sizes to determine contact
variability and to determine the contact resistance cliff. Contacts
in the array are accessed by meansof a binary addressing scheme.
AREA : 1520 pmx 1520 _m for 225 CR
TESTTIME : 150 s (-0.8 s/device)
VALUE : 3
STATUS : 3
DIODE. This structure has three terminals with connections to the
source/drain diffusion, body, and peripheral gate. This structure
is a large area structure that requires the space of four probe
pads so that peripheral effects can be minimized. It is used to
measure junction leakage currents, breakdown voltage, and lifetime.
The structure is intended to be large enough so that bulk leakage
currents can be easily measured.
AREA : 240 _mx 240 pm
TESTTIME : i s
VALUE : 4
STATUS : i
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RTDI
TR
TRF
RTR
RTTR
TR-A
CLOSED-GEOMETRY DIODES (Race Track Diodes). This structure has two
terminals with connections to the source and body. In contrast
with the DI, this structure has no peripheral gate. This structure
is designed to have the same shape as the RTTR so as to allow the
measurement of the junction peripheral capacitance. Thus this
structure requires the space of I0 probe pads.
AREA : 720 pm x 240 pm
TEST TIME : i s
VALUE : 4
STATUS : 2
TRANSISTOR. This structure is a four-terminal MOSFET with
connections to the source, drain, gate, and body. The test time
for the TRF is much shorter than for the TF, as indicated below.
AREA : 240 pm x 240 pln
TEST TIME : 5 s (TR), 0.5 s (TRF)
VALUE : 5
STATUS : i
ROUND TRANSISTOR. This structure has four terminals with
connections to the source, drain, gate, and body where the drain
completely encloses the source. Thus the gate is contacted over
thin oxide. The round transistor is used for hot carrier injection
into gate oxides to evaluate the radiation hardness of gate oxides
(see Section 2.3.4.1).
AREA : 240 pm x 350 pm
TEST TIME : 15 s
VALUE : 4
STATUS : 3
CLOSED-GEOMETRY TRANSISTORS (Race Track TRansistors). This has four
terminals with connections to the source, drain, gate, and body.
Thus the gate is contacted over thin oxide. The structure requires
the space of I0 pads so as to aid in the measurement of parasitic
gate overlap capacitance and gate oxide thickness from capacitance
measurements.
AREA : 720 pm x 240 pm
TEST TIME : I s
VALUE : 4
STATUS : 2
TRANSISTOR ARRAY. This structure has 20 terminals with connections
to VDD, GND, addressing circuitry, and the analog inputs to the
transistors. The transistor array can accomodate 16,384 transistors
and is designed using minimum geometry design rules. Thus it is
useful for evaluating transistor parameter variations and processing
defects.
AREA : 1520 pm X 1520 pm
TEST TIME : ?
VALUE : ?
STATUS : 3
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LUTR
INV
6TINV
INV-A
RO
LATCH-UP TRANSISTOR [8]. This structure has four terminals with
connections to the emitter, base, well, and substrate.
AREA : 240 _m x 240 wm
TEST TIME : I s
VALUE : 3
STATUS : 3
INVERTER. This structure has four terminals with connections to
the input, output, VDD, and GND. For this structure the testing
can be very simple and can consist of only five voltage points:
VHIGH, VLOW, VINV, VINV + 25 mV, and VINV - 25 mV. The test time
given below is for this five-point set.
AREA : 240 pm x 240 _m
TEST TIME : 1 s
VALUE : 5
STATUS : i
SIX-TERMINAL INVERTER. This structure has six terminals with
connections to the input, output, VDD, GND, well, and substrate.
The two additional terminals, well and substrate, allow a full
characterization of each individual transistor as well as the
inverter. This structure is under development at the present time.
AREA : 400 _m x 240 _m
TEST TIME : i0 s
VALUE : ?
STATUS : 3
INVERTER ARRAY [9]. This structure has 20 contacts that include
connections to addressing circuitry and analog inputs to the
inverters in the array. The structure contains 222 individually
addressable inverters to determine variability in the inverter
transfer curves. Inverters in the array are accessed by means of a
shift register addressing scheme (see Section 2.3.3).
AREA : 1520 wm x 1520 pm
TEST TIME : 300 s (~1.4 s/device)
VALUE : 3
STATUS : 3
RING OSCILLATOR. This structure has five contacts that include the
VDD(inverter chain), VDD(output amplifier), GND, output, and
trigger. The number of inverter stages is a prime number and is
usually between 19 and 31 stages. This structure does not fit
within the 2-by-10 probe pad array and hence is designed to fit off
one end of the pad array.
AREA : 1120 pm x 240 _m for xxx inverters
TEST TIME : 0.5 s
VALUE : 4
STATUS : i
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TIMINGSAMPLER.This structure consists of a chain of 128 inverters
that are connected to latches which in turn are connected to a
decoder circuit. It has ten terminals with connections to VDD, GND,
input, enable, and decoded output (see Section 2.6.3).
AREA : 3800 pm x 720 pm
TEST TIME : 0.5 s
VALUE : 4
STATUS : 2
SRAM
CAP
CAPF
CAP-A
TDDB
STATIC RAM. This structure, as implemented as a 16-by-64 RAM, has
28 terminals with connections to the VDD, GND, address bus, data
bus, and control logic (see Section 2.6.1).
AREA : 1520 _m x 1800 _m
TEST TIME : 5 s
VALUE : 4
STATUS : 2
CAPACITOR. This structure is a MOS capacitor that has two terminals
with connections to the gate and body. The structure is used to
determine the gate-oxide capacitance, body dopant density, and body
lifetime using capacitance-voltage measurements. To minimize the
effects of peripheral capacitance, the structure is a large area
structure that requires the space of I0 probe pads.
AREA : 720 pm x 240 _m
TEST TIME : 5 s
VALUE : 5
STATUS : 1
CAPACITOR ARRAY. This structure consists of a metal cap over a
network of transistors formed by poly fingers orthogonally crossing
diffusion fingers. The structure has i0 contacts that include
connections to the metal, gate subarrays_ diffusion_ and body.
Pairs of pads are connected together to allow for a probe down
test. This structure is used to determine the frequency of faults
between the metal and poly and between the poly and silicon using
DC leakage current measurements (see Section 2.3.1).
AREA : 1520 _m x 1520 _m for 50,xxx transistors
TEST TIME : 5 s
VALUE : 3
STATUS : 2
TIME-DEPENDENT DIELECTRIC BREAKDOWN STRUCTURE. This structure has
40 probe pads and consists of a network of transistors formed by
poly fingers orthogonally crossing diffusion fingers. This
structure requires a large area and long test times in order to
characterize the breakdown statistics.
AREA : 3040 _m x 6080 _m
TEST TIME : 600 s = I0 min
VALUE : 2
STATUS : 3
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STP
CMB
STEPand COMBARRAY. This structure consists of two interdigitated
combswith a serpentine tracing the space between the combs. The
structure is fabricated in a conducting layer (usually metal or
poly) and is designed with a numberof subarrays. The structure
has connections to the layer subarrays, the crossing layer if poly,
and the body. Pairs of pads are connected together to allow for a
probe downtest. This structure is used to determine the frequency
of shorts between the combsand the serpentine and the frequency of
opens in the serpentine. In the latter case, the structure is used
as a step-coverage test. The faults are evaluated by measuring the
leakage current between the elements of the structure.
AREA : 1520 _mx 1520 _m
TESTTIME : i s
VALUE : 3
STATUS : 3
2.2.2.3 Compact Test Structures. The area requirements shown above assumed
that the stand-alone test structures have one probe pad dedicated to each
terminal in the structure. The matrixed (or compact) test structures, of
course, share probe pads. In Table 2.2.2-I we compare the space savings for
the matrixed structures over the stand-alone structures. As seen in the table,
a considerable area savings can be effected by using matrixed test structures.
But, as mentioned above, the matrixed structures have the disadvantage that
the additional circuitry can reduce confidence in the results; however, the
matrixed structures are a good approach when statistical information on
parameter variations is being acquired and when it is necessary to pinpoint
the location of defects.
Assuming a four-inch diameter wafer with approximately 90 prime
sites, 10% of the wafer area is required for unbussed test structures to
obtain parametric and defect density information. If high-reliability
information is desired, then an additional 10% to 20% of the wafer area may be
required (for a total of 20% to 30% of the wafer area). The use of compact
test structures should significantly reduce the area requirements, or,
alternatively, provide additional statistics using the same area.
2.2.2.4 References.
I. M. G. Buehler, "Comprehensive Test Patterns with Modular Test Structures:
The 2 by N Probe-Pad Array Approach," Solid State Technol., 22, 89-94
(October 1979).
. M. G. Buehler, T. W. Griswold, C. A. Pina, B. R. Blaes, C. C. Tim, c, R. H.
Nix.n, and S. F. Suszko, "Product Assurance Technology for Procuring
Custom LSI/VLSI Electronics," JPL Publication 83-70, Pasadena, California
(September 1983).
. M. G. Buehler, S. D. Grant, and W. R. Thurber, "Bridge and van der Pauw
Sheet Resistors for Characterizing the Line Width of Conducting Layers,"
J. Electrochem. S,c., 125, 650-654 (1978).
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Table 2.2.2-1. Comparison of the Area per Element for Stand-Alone (TR and
INV) and Matrixed (TR-A and INV-A) Test Structures
TEST AREA AREA/ELEMENT
STRUCTURE (_m 2) ELEMENTS/STRUCTURE (_m2/ELEMENT) RATIO
TR 240 x 240 I 57,600 408
TR-A 1520 x 1520 16,384 141
INV 240 x 240 I 57,600 6
INV-A 1520 x 1520 222 10,407
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2.3 TEST STRUCTURES
The test structures discussed in this section were selected to
advance the state of the art in defect detection and yield analysis (Pinhole
Array Capacitor), in contact parameter spread analysis (contact resistance
process cliff), in inverter parameter spread analysis (addressable inverter
matrix), in device reliability (reliability structures), in worst-case circuit
design (inverter noise margin analysis), and in MOSFET parameter extraction
(JMOSFIT).
2-45
2.3.1 Pinhole Array Capacitor I
During the contract period, the Pinhole Array Capacitor (PAC),
described elsewhere [i], was further developed. A detailed testing procedure
was developed, results were analyzed from data obtained from 1.2-_m CMOS
PACs, and fault models were developed for gate-oxide shorts.
2.3.1.1 Test Procedure. The testing procedure for the PAC consists of
three tests. The first test is a probe check that identifies the location of
the pad-pair where probes have not made good contact with the pads. The
second test evaluates metal-poly shorts. The third test evaluates polysilicon
gate-oxide shorts. These three tests enable the extraction of yield and fault
modeling information.
A transistor-level description for the PAC is shown in
Figure 2.3.1-1. In the following tests the pads that are not included in the
test are allowed to float electronically. The time allowed for each current
measurement is 0.i seconds. The test procedures for each of the three tests
are given in the following subsections.
2.3.1.1.1 Probe Check Test. Measure the two-terminal resistance between pad
pairs 1/20, 2/19, 3/18, . , I0/II. If the measured resistance is greater
than a resistance threshold value (we used I megohm), then set a flag for that
pad-pair. Any subsequent measurements obtained through a flagged pad-pair
will be marked invalid.
2.3.1.1.2 Metal-Poly Oxide Short Test. Currents are measured between the
pad-pairs indicated below and ground:
Subarray 1 - Apply voltage (+5 V) to pads 1/20, then measure the
current from pads 2/19.
Subarray 2 - Apply voltage (+5 V) to pads 3/18, then measure the
current from pads 4/17.
Subarray 3 - Apply voltage (+5 V) to pads 5/16, then measure the
current from pads 6/15.
Subarray 4 - Apply voltage (+5 V) to pads 7/14, then measure the
current from pads 8/13.
iThis section was prepared by B. R. Blaes and H. R. Sayah.
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If the measuredcurrent is greater than or equal to the cutoff
current, I(CUTOFF), then the subarray is considered to have a metal-poly short.
2.3.1.1.3 Gate-Oxide Short Test. The test for the gate-oxide shorts requires
four current measurements: ID(ON), IB(ON), ID(OFF), and IB(OFF). ID is the
current from the poly to the diffusion, and IB is the current from the poly to
the bulk. (ON) means that the channel is present, while (OFF) means that the
channel is absent. For n-type arrays, +5 volts are used to turn on the
channel, and -5 volts are used to turn off the channel. For p-type arrays,
the voltage signs are reversed. When ID is being measured, pads 9/12 are
grounded, and when IB is being measured, pads i0/II are grounded.
Subarray 1 - Apply voltage ON and OFF between pads 2/19.
Ground and measure the current ID(ON), and ID(OFF)
between pads i0/ii. Ground and measure the current
IB(ON), and IB(OFF) between 9/12 and ground.
Subarray 2 - Apply voltage ON and OFF between pads 4/17.
Ground and measure the current ID(ON), and ID(OFF)
between pads I0/II. Ground and measure the current
IB(ON), and IB(OFF) between 9/12 and ground.
Subarray 3 - Apply voltage ON and OFF between pads 6/15. Ground
and measure the current ID(ON), and ID(OFF) between
pads I0/ii. Ground and measure the current IB(ON),
and IB(OFF) between 9/12 and ground.
Subarray 4 - Apply voltage ON and OFF between pads 8/13. Ground
and measure the current ID(ON), and ID(OFF) between
pads i0/II. Ground and measure the current IB(ON),
and IB(OFF) between 9/12 and ground.
The nature of the pinhole can be determined by analysis of the four
currents: ID(ON), IB(ON), ID(OFF), and IB(OFF). (See Section 2.3.1.3.)
2.3.1.2 Test Results from 1.2-_m CM0S PACs. The number of elements
designed into each of the subarrays in the 1.2-_ PAC is shown in
Figure 2.3.1-1. The total number of elements for the structure is 136,111,
and the structure required an area 1.2 m by 1.7 m. A yield analysis [i] for
14 n-channel PACs per wafer is shown in Figure 2.3.1-2 and for 28 p-channel
PACs per wafer in Figure 2.3.1-3. From the analysis, the characteristic
number for the n-channel PAC is E = 61,500 elements/defect and for the
p-channel PACE = 78,000 elements/defect. These values were determined for
I(CUTOFF) = i0 nA.
2.3.1.3 Gate-Oxide Fault Models. The PACs were fabricated using a CMOS
local oxidation process in which silicon nitride is used to define the gate
oxide. The gate-oxide pinholes are believed to have their origin where a
residual nitride remains at the silicon surface which masks against gate-oxide
growth [2, 3, 4]. This residual nitride layer results in the thinning of the
gate oxide at the affected regions (see Figure 2.3.1-4).
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As explained briefly in Section 2.3.1.1, the four PACcurrent
measurementsare used to determine the nature of the pinhole defect. The
defect classes are listed in Table 2.3.1-i. As can be seen in Figure 2.3.1-5,
two types of PACfault models are proposed to explain the four measured
currents (ID(ON), IB(ON), ID(OFF), and IB(OFF)). The type #i defect models
the n-channel PAC, and the type #2 defect models the p-channel PAC. In the
first type, the pinhole forms an ohmic connection to the channel and a diode
connection to the bulk. In the second type, the pinhole forms a diode
connection to the channel and an ohmic contact to the bulk. From these models
we have prepared an expected response for the currents, as shown in Table
2.3.1-2. If the measuredcurrent is greater than or equal to I(CUTOFF), then
it is assigned the value "i." Otherwise it is assigned the value "0." From
the four measuredcurrents one can identify the nature of the defect. In some
cases, other combinations of currents are observed. In these cases, the
defect is not modeled by the defects shown in Figure 2.3.1-5. In such cases,
the defects usually cover a large area and affect other, adjacent subarrays.
Weare in the process of collecting the data that will confirm the predictions
of Table 2.3.1-2.
2.3.1.4 References.
i. M. G. Buehler, B. R. Blaes, C. A. Pina, and T. W. Griswold, "Pinhole Array
Capacitor for Oxide Integrity Analysis," Solid State Technol., 26,
131-137 (November 1983).
Note: This article is reprinted in its entirety as it appeared in the
journal, following Table 2.3.1-2.
. E. Kooi, J. G. van Lierop, and J. A. Appels, "Formation of Silicon Nitride
at a Si-Si02 Interface During Local Oxidation of Silicon and During
Heat-Treatment of Oxidized Silicon in NH 3 Gas," J. Electrochem. S.c.,
123, 1117-1120 (1976).
. O. Nakajima, N. Shiono, S. Musamoto, and C. Hushimoto, "Defects in a Gate
Oxide Grown After the LOCOS Process," Jpn. J. Appl. Phys., 18, 943-951
(1979).
do C. A. Goodwin and J. W. Brossman, "MOS Gate Oxide Defects Related to
Treatment of Nitride Coated Wafers Prior to Local Oxidation," J.
Electrochem. S.c., 129, 1066-1070 (1982).
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Figure 2.3.1-1. Transistor-level description of the Pinhole Array Capacitor
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Table 2.3.1-1. Pinhole Array Capacitor Defect Classes
DEFECTCLASSES
N = NODEFECTDETECTED
B = POLY-BULKDEFECT
D = POLY-DIFFUSIONDEFECT
E = POLY-DIFFUSIONDEFECT(EDGEOFARRAY)
? = DEFECTNOTMODELED
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Table 2.3.1-2. Defect Identification Based on Four Pinhole Array
Capacitor Tests
ID(ON) IB(ON) ID(OFF)
0
0
i
0
ALL OTHER COMBINATIONS
IB(0FF) TYPE 1
N
B, D, DB
E, EB, ED, EBD
?
TYPE 2
N
D
E, ED
B, BD
?, EB, EBD
ON = Channel present
OFF = Channel absent
0 = Current less than I(CUTOFF)
1 = Current greater than I(CUTOFF)
2-55
N86 - 29257
Pinhole Array Capacitor for
Oxide Integrity Analysis*
M. G. Buehler B.R. Blaes C.A. Pina T.W. Griswold
Jet Propulstion Laboratory, California Institute of Technology, Pasadena, California
Reprinted from Vol. 26, No. 11
SOLID STATE TECHNOLOGY
Copyright November 1983
The integrity of the metal-poly oxide and the gate oxide was evaluated for several 5-#m CMOS-
bulk processes. The pinhole array capacitor consists of diffused and poly fingers that form a
network of MOS transistors (elements), which are capped by a deposited oxide and metal layer.
The smallest structure used in this study contained about 15,000 elements and the largest struc-
ture contained about 68,000 elements. Each structure was divided into several subarrays. The
structures are placeanumberof times on each wafer. Fromayield analysis of thesubarrays, the
elements per defect were found to be typically in excess of 50,000 elements/defect for the metal-
poly oxide and 100,000 elements/defect for the gate oxide. From the switching behavior of the
transistors, the gate oxide defects were tentatively identified as gate-to-body shorts rather than
gate-to-diffusion shorts.
HORTS BI¢TV,'EI!N CONDUCTING I.AYERS have been observedto contribute noticeably to the yield loss in MOS cir-
cuits [1-3]. Such faults can lead to a variety of circuit
malfunctions including stuck-at faults for low impedence
shorts and slow-to-rise or slow-to-fall for high impedence
faults [4]. The objective of this effort was to develop a
pinhole array capacitor (PAC) that can be fabricated along
with integrated circuits, and to characterize the frequency
of occurrence of oxide defects such as pinholes and nonlocal
defects. Ultimately we hope to assess the importance of this
physical failure mechanism relative to other failure mechan-
isms such as open contacts, open metal at oxide steps, and
shorts between like conductors [51.
The challenge in developing the PAC was found in
designing a structure that conserves area on a wafer and yet
allows one to adequately characterize the oxide pinhole den-
sity. The PAC was designed to be very compact by design-
ing features at the layout rule limits. Four different test
structures were designed and fabricated in the course of this
study, and they varied from the smallest with 14,994 ele-
ments to the largest with 68,328 elements. The challenge in
analyzing the data was found in sorting randomly occurring
pinholes from photomask flaws and nonlocal defects such
as scratches, and in identifying the nature of gate-oxide
defects.
*This effort was sponsored jointly by the National Aeronautics and Space
Administration, the Defense Advanced Research Projects Agency, and
the National Security Agency under contract number NAS-918.
Reprinted with permission of Solid State
Technology, published by Technical Pub-
lishing, a company of Dun & Bradstreet.
[
D Thin-Oxide/Diffusion
Fig. 1--Schematic layout of the pinhole arrcLv capacitor, where an
"element" is represented by the region labeled a-d. The structure
also contains a contact to the body which is a p-well for an
n-channel structure or an n-substrate for a p-channel structure.
Test Structure
Various designs for pinhole capacitors may be found in
the literature [2, 6, 7]. The pinhole array capacitor used in
this study is shown in Fig. I and was fabricated using several
SohdState_[echnology/November 1983 131
2-56
b _ c
\
Gslm
_ CO00 i CGX I_/
• "1" _IccGa (oe)| Jc_ (o.)
_sl_ On
; _. CGSO
BuDk
/
CMB
\
_ C_X
_ TOX
FOX
Fig. 2--Equivalent circuit diagram of pinhole array capacitor,
where a-d refer to points shown in Fig. 1. ON and OFF refer to the
respective presence or absence of the inversion channel under the
poly gate.
5-van CMOS-bulk p-well processes [8]. The fabrication was
begun by forming a network of thin-oxide fingers using an
isoplanar process. After a thermal gate oxidation growth, a
phosphorus-doped polycrystaUine silicon (poly) layer was
patterned into a network of fingers that cross the thin-oxide
fingers orthogonally. In the self-aligned process used to
fabricate this structure, the thin-oxide regions between the
poly fingers were doped to form transitors. An oxide layer
was then deposited and the structure was capped with a
metal (aluminum) layer. Finally, a glassy layer was
deposited to protect the structure. The structures described
in this paper were designed using the 5-#m CMOS-hulk
layout rules described elsewhere [9].
The structure consists of a network of MOS transistors
whose channels axe controlled by the gate-to-body poten-
tial. An equivalent circuit is shown in Fig. 2, where the three
kinds of insulators arc identified: namely, the thin (or gate)
oxide (TOX), the field oxide (FOX), and the deposited ox-
ide (DOX). Capacitor CGX is connected to a switch that
connects the capacitor to the bulk (gate-body) capacitor
(CGB), when the transistor channel is off, and to the chan-
nel and hence to the diffusion (gate-diffusion capacitor,
CGD) when the transistor channel is on. The bulk is either
the p-well for an n-channel structure or the n-substrate for a
p-channel structure.
The capacitors most susceptible to pinholes axe shown in
Fig. 2 with bold fines. They are the metal-gate capacitor,
CMG, and the CGX capacitors. This knowledge guided our
experimental measurements and reduced the number of pos-
sible leakage current measurements to four. The other
capacitors shown in Fig. 2 axe the metal-diffusion capaci-
tor, CMD; the gate-diffusion overlap capacitor, CGDO;
the gate-body overlap capacitor, CGBO; and the metal-
body capacitor, CMB.
The overall view of the PAC is seen in the photomicro-
graphs shown in Figs. 3 and 4. As seen in these figures, each
structure is divided into a number of subarrays. The num-
ber of elements in each subarray is listed in Table I. An ele-
ment is defined as the region labeled a-d in Fig. 1.
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Y.,
Fig. 3--Photomicrograph of pinhole array capacito/" No. I.
: . :, :,
Fig. 4--Photomicrograph of pinhole array capacitors No. 2-4 with
double probe pads that facilitate a probe down test•
The PAC was designed to be probed using a 2 by 10 probe
array [101.Two probing arrangements were used, and these
are indicated in Table !. The number of elements in a parti-
cular subarray is listed between the metal and poly probe
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Table l--Pinhole Array Capacitor Details
Run Test Test sites per EMAX Array Probe Pad Configuration
NO. Chip Wafer, N. (Elements/Defect) No. No. Elements per subarray. N,
D P1 P2 P3 P4 P5 P6 X X X
M1 M2 M3 M4 M5 M6 X X X X
1 2012 68 351,000 PAC 1 238 476 952 1904 3808 7616
7 3012 32 165,000 PAC-1 238 476 952 1904 3808 7616
M1 PI M2 P2 M3 P3 M4 P4 SW D
MI PI M2 P2 M3 133 M4 P4 SW D
8 3054 " 13 107,000 PAC-2 756 2268 6292 11340
8 3054 13 237,000 PAC-3 1668 5004 11676 25020
8 3054 13 373,000 PAC-4 2628 7884 18396 39420
M = Metal, P = Poly, D= Diffusion, S = Substrate, W = Well, X = No connection
pads for that subarray. As seen in Table I, the PAC-I was
designed to have single probe contact to each subarray. Be-
cause of the possibility of probing errors, PAC-2, -3, -4
were designed with double probe pads so that probe contact
can be verified. The PAC-I was designed without a
body contact, but such a contact is included on PAC-2, -3,
-4 to facilitate the identification of the type of gate-oxide
defect.
Experimental Procedures
The arrays were measured in wafer form and in the dark
using a computer-controlled parametric test system that has
a switch matrix architecture [5]. After a subarray passed a
probe-down test, the current through the subarray was mea-
sured with 5 V placed across the array, while all other subar-
rays were unbiased (i.e., electrically floating). For the gate-
oxide leakage measurements, the sign of the voltage across a
subarray was adjusted to either turn on or turn off the
transistor channel. As indicated in Table It, four leakage
7,_ VG
ID
I I I I
I ¢,o
Fig. 5--Cross section of the pinhole array capacitor (without the
metal layer), showing poly-bulk (B) shorts, poly-diffusion (D)
shorts internal to the array, and poly-diffusion (E) shorts at the
edge of the array.
Table II--PAC Measurements and Defect Analysis
Leakage Current Channel 0 b s• rva t Io n
Measurements State M N D E B G
1. MetaI-Poly N/A S O ....
2a. Poly-Diff. On O S S S S
2b. Poly-Diff. Off O S O S
2c. Poly-Body Off O O S S
Defect
M = MetaI-Polyshort
N = No defect detected
D = Poly-Diffusion short internal to array
E = Poly-Diffusion short at edge of array
B = Poly-Bulk short
G = Gate-Oxide global short
S = Short (leakage current > 10 nA)
O = Open (leakage current < 10 nA).
currents were measured between metal-poly, poly-diffusion
(channel on), poly-diffusion (channel off), and poly-body
(channel off). For PAC-I, only the first two leakage cur-
rents were measured due to the lack of a body contact. For
PAC-2, -3, -4, four gate-oxide defects (B, D, E, G) can be
identified through the use of the "truth table" listed in
Table !1. Defects B, D, E are illustrated in Fig. 5. The poly-
diffusion current is measured through ammeter ID, and the
poly-body current is measured through ammeter lB. When
measuring one current, the other ammeter is disconnected.
Measured values for the leakage currents ranged from 0.1
pA to 0.1 mA. The structure is light sensitive and therefore
the poly-diffusion and poly-body leakage measurements re-
quire a darkened environment. The leakage current values
were bimodal; a defect was declared to be detected for
leakage currents in excess of 10 nA.
A data set from PAC-I is illustrated by the wafer maps
shown in Fig. 6 for the case of pinholes between metal and
n-poly. 1f the measured current is less than 10 nA, the site is
noted by a colon. Otherwise, the site is marked by a plus
sign denoting a metal-oxide defect. As seen in the figure,
some plus signs are encircled, and these defects are excluded
from the data set. These defects are located at Row 5 and
Column 7. A photomicrograph of this location, as seen in
Fig. 7, reveals that the array was scratched after the poly
was patterned and before the metal was deposited. This
resulted in a defective deposited oxide layer. Such flaws are
Solid State Technology/November 1983 133
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Fig. 6-- Wafer maps of the six subarrays found in the pinhole array capacitor, where shorts bet-
ween the metal and n-poly are denoted by a plus sign (wafer 1104). The number of elements is
noted above each wafer map. The number of sites tested for this wafer was 66. (Row number
counted from bottom.)
nonlocal global defects and must be excluded from the photomask flaws be eliminated from the data set. The ex-
analysis of local point or oxide pinholes, pression for the yield of the i'th subarray on a wafer is:
Yield F_.q_re_ion Y, = exp (- N,IE) (I)
The analysisofpointdefectsisbasedon thePoissondis- where N, isthenumber ofelementsperi'thsubarrayand E
tribution, where we assume that the occurrence of point is the number of elements per defect. From the method of
defects is random, that the probability of occurrence is least squares [12] applied to the above equation, the expres-
small, and that the probability of one defect does not de- sion for E is:
pend on the occurrence of another [11]. The last assumption E -- - _ N-_/_requires t at nonlocal global defects suc as scratches a d ,= J , -= iN, In Y, (2)
4
Fig. 7--Photomicrograph of the pinhole array capacitor, showing a nonlocal global defect that
has caused a short between the metal and n-poly layers (site Row 5, Column 7, Wafer 1104).
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and the standard deviation of E is:
E,, = E 2 N]
1
(3)
where the sample variance is:
#2 = y)2 + E In }I,, (4)
= =
where n is the number of subarrays in the test structure. In
the analysis presented in this paper we use the above expres-
sion for the variance. Alternatively, we could have replaced
n by n-l for an unbiased estimate of the sample variance
[111.
A yield analysis for the metal to n-poly shorts shown in
Fig. 6 is presented in Fig. 8. In this figure the/-subscripts for
Yand N have been omitted so that Yand Ncan be thought
of as continuous rather than discrete variables. (The yield
was calculated using Eq. 5.) Values for E were obtained
from the method of least squares given above, where the en-
tire data set was analyzed and where the defective data at
location Row 5, Column 7 excluded. Error bars were placed
on the graph at the point where N = E. The graph illustrates
that the value for E is an extrapolation from yield values
that are much larger than e-' = 36.8 percent. Unfor-
tunately, this is the situation for PAC included on wafers
with working circuits where the area available for diagnostic
purposes is very limited.
It is important to estimate the limit of detectability for E.
I f no defects are detected in all the structures on a wafer, one
would like to state that Eis greater than some value. Also, a
cut-off value for E should be established. For instance, if
one defect is found on the wafer, it is not possible to
calculate a meaningful value for E. The yield equation can
be expressed in terms of the number of defective i'th subar-
rays per wafer, D, or:
Y, = I - (D/N,)= exp (-NjE) (5)
where N, is the number of test sites per Wafer. For the case of
a very low defect count, where N,<E so that exp
( - N./E) = 1 - (N/EL the above equation becomes:
D, = (N/E) N
Employing the method of least squares for N, < E:
(6)
E= N _,jN_/,_.,IN D (7)
_,= i = t t
I00
.I
8O
70
80
3O
2O
0
I I T I
C_. E__41 400+3700 /Elements /
_.'- ' - ' \ Defect /
"_,_ss Excluded Sites
37,000 _+3,400_
All Data _-_
36.8 All Data
10,000 20,000 30,000 40,000 50,000
No. Elements, N
Fig. 8 -Yield curve for the metal to n-poly short data shown in Fig. 6
(Wafer 1104).
The relative error is E is found by differentiating the above
equation with respect to D, or:
n /" ND
 L/E= , , (8)
By combining Eqs. (7) and (8):
/ " N /" N \
E = i,_, _/_ ,)(-aE/E)/(6D/N,) (9)
where 8D, = 6D, which is the error in counting defects in
any subarray.
For a maximum allowable relative error in E of - 100
percent and for 8D = 1, an estimate for the maximum value
of E is:
For this study, values for Emax are listed in Table I,
where the values range from near I00,000 to 370,000
elements/defect. For a particular test structure (PAC) and
wafer with N, test sites, Emax is used to eliminate excessive-
ly large E-values, thus providing a sensible upper bound for
E. An estimate for Emax can be obtained by considering a
test structure composed of one array, N,. For this case,
Emax = N,N,.
Tesl Results
Results from Runs 1 and 7 are listed in Tables Ill and IV,
where no data were excluded from the data set. Each Table
Table ill--Elements/Defect for Run No. 1*
Wafer Number
Region 1303 1304 1305 1308 1310 1314 Average
M/NP 31 +-_3 38_+4 72+_22 34_+3 31 +-3 22+2 38±16
P/ND 183_+31 >Emax 288_+95 216±53 175___41 272-+93 293+--178
M/PP 50+-_8 112±12 54_2 61--_8 50-+6 34-+3 60±24
P/PD 266-+50 149-+21 145--_21 213+_48 227-+40 155-+40 192+46
• Numbers express thousands of elements/defect
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e,,_._. _ _ = _-/"_,"POOR _,._._ i ,
lists the E-value and its standard deviation for a number of
wafers. Two structures were measured on each wafer,
namely a p- and an n-doped PAC. Two measurements were
made on each structure. For the n-doped PAC, the metal to
n-poly (M/NP) shorts were measured as well as the n-poly
to n-diffusion (P/ND) shorts. For the p-doped PAC, the
metal to p-poly (M/PP) shorts were measured as well as the
p-poly to p-diffusion (P/PD) shorts.
Results in Table 111 indicate that the poly-to-diffusion
gate oxide is less pinhole prone with E-values near 250,000
elements/defect than the metal-poly oxide with E-values
near 50,000 elements/defect. Results in Table 1V indicate a
similar trend as seen in the results in Table 111. In Table IV
the E-values for the gate oxide are near 100,000 elements/
Table IV--Elements]Defect for Run No. 7"
Wafer Numblr
Region 7201 7203 7204 72O5 Awwage
M/NP 40_+4 38_.+7 65_+9 37_+ 2 45+_12
P/ND 57_+6 73_+9 114+_46 105_+25 87__.22
MIPP 54_+6 48--_3 36_+5 50_+6 47___7
PIPD 50±8 78_+9 157__.37 89_+11 101 -+32
*Numbers inthousands of elements/defect.
defect and the E-values for the metal-to-poly oxide are near
50,000 elements/defect.
Results from Run 8 are listed in Table V. Notice that there
are many entries labeled Emax, which indicates that the
defect count is very low. There is a relatively large amount
of scatter in the values. A similar observation was made by
Table V--E_t_fect for Run No. 8*
Wafer Region PAC-2 PAC.3 PAC-4
8103 M/NP > Emax 190 _+ 50 > Emax
P/ND >Emax 150_+100 > Ernax
M/PP 70_+7 >Emax 189.-,-49
P/PD 42_+5 35_+3 76_+18
8104 M/NP > Emax > Emax > Emax
P/ND 86 _+ 22 > Emax > Emax
M/PP > Emax 105 --. 13 > Emax
P/PD > Emax 82 _+ 19 > Emax
8105 M/NP 86 ± 22 > Ernax > Emax
P/ND > Emax > Emax > Ernax
M/PP > Emax 105 _ 13 > Emax
P/PD > Emax 100 +_ 9 330 _+ 185
8106 M/NP 30_+4 79_+14 95_+12
P/ND 25__.4 68_+2 199_+50
M/PP 80_+31 65_+8 71 -+13
P/PD 82-+34 125__.31 190_+49
° N umbers in thousands of elements/defect
TABLE Vl. WAFER MAPS OF DEFECTS FROM RUN NO. 8
s =POLY-aUtK SMORr
M _ _ETAL._Ly_R T
_FE_ 4 W_FE_ -
COL 3_93_C36VC6e -'cot.
_c_ 4247777AaAAOD ROW
M/_ 756 ............. M/Np 756
222B ............. 2_,B
5292 ............. 5ZV2
11340
PIND _5_ ............. Pi_ 75b
.... _ ...... _z34e
22_s ............. 2268 .............
lz34e PF_ ......... l_3ae
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lpri [6] about his data. This is attributed to the relatively
small number of pinhole defects/wafer and to the occur-
rence of a number of nonlocal, global defects on some
wafers.
An alternative analysis of Run 8 is presented in Table Vi,
where defects are presented in the form of a linear wafer
map. The row and column for each site are given at the top
of the table in hexadecimal format. Many of the defects
seen in Table V[ can be correlated to visual defects seen
under a microscope. For example, when three or more adja-
cent arrays in a structure are defective, the structure is in-
variably visibly marred. Several defects attributable to
photomask flaws are apparent by the appearance of a defect
in the same subarray on every wafer. The summary data
listed at the bottom of the table indicates that no D- or
E-type defects were located and that the main gate oxide
defect is from gate-to-body and not gate-to-diffusion.
Conclusion
A pinhole array capacitor for the characterization of
metal-poly and gate oxides has been developed. The analy-
sis involves the determination of the number of elements per
defect, E, from yield curves. For this study of 5-#m CMOS-
bulk processes, E-values for the metal-poly oxide were
typically in excess of 50,000 elements/defect and for gate
oxide were typically in excess of 100,000 elements/defect.
By utilizing the switching behavior of the MOS tran-
sitors, we were able to distinguish between several kinds of
gate oxide defects. Aside from nonlocal global defects, we
have reached the tentative conclusion that the gate oxide
pinhole defects are gate-to-body shorts rather than gate-to-
diffusion shorts. Wafer maps of the defects proved useful in
locating defects that occur at the same location on every
wafer and hence have a high probability of being due to
flaws in the photomasks.
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2.3.2 Contact-Resistance Process Cliff I
N86 - 29 2 58
2.3.2.1 Discussion. Several approaches have been investigated over the past
two years to obtain a measure of the quality of the contact resistance between
metal and a diffused or polysilicon layer. These approaches have included the
use of both short and very long contact strings as well as arrays of contacts
with different sizes to determine the contact resistance process cliff.
The results of the evaluations of the contact strings have been
particularly disappointing. Initially we assumed that the contact strings
could be used to detect the density of open contacts and provide fault density
statistics similar to those we have obtained with the capacitor arrays
described elsewhere in this report. However, our studies with large strings
having as many as 120,000 contacts in a single string seldom revealed an open
contact. We next thought that the strings might be useful in detecting
marginal contacts, that is, in detecting contacts whose resistance is a few
standard deviations from the mean contact resistance. But this approach was
discarded using the following reasoning: If a string has i000 contacts and
each contact has a resistance of i ohm, then the resistance of the string will
be i000 ohms. If the string has an anomalous contact with a resistance of,
say, i0 ohms, its presence in the string will go undetected, for it represents
only a 1% change in the value of the bad string over the value of a good
string. Implicit in the above argument is the assumption that there are
enough variables in the fabrication of the string that one can not expect to
fabricate a contact string with a 1% tolerance. The variables other than the
contact resistance that contribute to this tolerance are the line-width and
sheet resistance of the semiconducting material (diffusion or polycrystalline
silicon).
A different approach to assessing the quality of metal-diffusion or
metal-polysilicon contacts consists of using contact resistors of various sizes
and determining the relationship between the contact resistance and the contact
_ -_1_+_=h_n hm_ hp_n found to be process and/or manufacturer
dependent and provides a number, the "Contact Process Cliff," that serves as a
measure of the quality of the contacts of a particular lot or wafer. This
approach, of course, also fails to provide statistics on the failure of indivi-
dual contacts. It does, however, enable the evaluator of the lot or wafer to
make a statement about the overall quality of the lot or wafer.
Essentially, the method consists of fabricating a number of square
contacts of different sizes, typically differing from each other by 10% or
less in the linear dimensions, and decreasing from 10% above the design rules
to a size equal to 50% smaller than the design rule. The resistors are then
measured at a constant current density, and the resulting contact resistance
is plotted against the as-drawn contact area. The contact area for which any
further decrease in the area of the contact results in a large jump in the
value of the contact resistance is designated as the "Contact-Resistance
Process Cliff." The cliff, therefore, denotes the minimum value of the
as-drawn contact size that produces contacts with "reasonable" contact
resistance values. That is, the "Process Cliff" is a measure of the tolerance
iThis section was prepared by C. A. Pina.
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in the width of the contact design rule. It indicates the variability in the
width a given process mayhave and still produce parts with acceptable values
of contact resistance.
Results from metal-n-diffusion contact resistors are shown in Table
2.3.2-1. These results were obtained from four-terminal Kelvin contact
resistors [1] designed with different square contact areas. The current
density was maintained at 40 pA/pm2 during the measurement. As-drawn
dimensions were used to establish the contact area.
In the table the contact width and contact resistance measured for
contacts slightly smaller than the cliff are denoted as Wcl and Rcl, respec-
tively. The contact width and contact resistance measured for contacts
slightly larger than the cliff are denoted as Wc2and Rc2, respectively. The
width of the contact at the design rule is 3 _mand the contact resistance
at the design rule is noted as Rcdr. Referring to Figure 2.3.2-1, Wcl is the
contact size at the "top" of the cliff, and Rcl is the coresponding contact
resistance. Similarly, Wc2is the contact size at the "bottom" of the cliff,
with Rc2 as the corresponding value of contact resistance. Rcdr is the contact
resistance value at the design rule limit, Wcdr, of 3-_m square contact
openings.
Only the metal-n-diffusion contact resistance results are
summarized in the table; however, contact resistance measurementsfor metal-p-
diffusion and metal-poly exhibited similar behavior, as seen in Figures 2.3.2-2
through -4.
The data in the table shows that the contact resistance values from
runs B, C, and G were excellent. That is, the contact resistance Rc2 is low
for a contact width Wc2that is considerably smaller than the design rule
width of 3 pm. Runs D and E are judged to be marginal since the Wc2value
equals the design rule width of 3 _mand the contact resistances are high.
Runs A and F maybe satisfactory depending on the process specifications.
The runs shownin Table 2.3.2-1 were produced by three different
manufacturers, and the relative quality of the manufacturers can be readily
determined from the data. Since manufacturing processes are not perfect and
process variations about the design rule limit must be expected, the data
shows that Manufacturer I has the best contact resistance values. Thus the
contact-resistance process cliff approach to evaluating contact resistance
should prove to be a valuable tool.
2.3.2.2 Reference.
Q S. J. Proctor and L. W. Linholm, "Direct Measurement of the Interracial
Contact Resistance, End Contact Resistance, and Interfacial Contact Layer
Uniformity," IEEE Trans. Electron Devices, ED-30, 1535-1542 (1983).
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Table 2.3.2-1. Metal-n-Diffusion Contact-Resistance-Process-Cliff Results
RUN
A
B
C
D
E
F
G
MANUFACTURER
Wcl
(_)
CONTACT RESISTANCE
PROCESS CLIFF
Rcl
(ohm)
Wc2
(_m)
Rc2
(ohm)
CONTACT RESISTANCE
DESIGN RULE
Rcdr
(ohm)
I
I
I
II
II
II
III
1.5
1.5
1.5
2.4
2.4
2.4
60k
5k
9k
20k
35k
30k
1.8
1.8
1.8
3.0
3.0
2.7
2.1
50.0
5.0
2.0
20.0
I00.0
i0.0
8.0
8.0
3.0
2.0
20.0
i00.0
8.0
4.0
*The smallest contact width submitted on this run was 2.1 inn.
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2.3.3 Addressable Inverter Matrix I
2.3.3.1 Discussion. Since publishing the data in [I], we have decreased
the data acquisition time for the inverter matrix by a factor of i0. This was
accomplished by changing the test system operating software.
The testing of the matrix can take two forms. The inverter transfer
curve can be analyzed using a 5-point analysis consisting of VLOW, VHIGH, VINV
- 25 mV, VINV, and VINV + 25 mV, where VINV is measured with the inverter
output connected to its input, VLOW is the inverter output voltage for the
input high, and VHIGH is the inverter output voltage for the input low. From
these values the inverter GAIN is determined from:
MAGNITUDE GAIN = [(VINV - 25 mV) - (VINV + 25 mV)]/50 mV.
Alternatively, the transfer curve can be analyzed using a 51-point method in
which the input voltage is stepped on 100-mV increments and the output voltage
is measured. The voltmeter used in the above measurements was a Hewlett-
Packard 3456A which has a 10-pV resolution on the 10-V scale and a maximum
data acquisition rate of 0.02 seconds per voltage reading. The overall data
acquisition system is described elsewhere [2].
,.
The 5-point transfer curve analysis involves clearing the shift
register, selecting a column, measuring VINV along the column, measuring GAIN,
VLOW, and VHIGH at each inverter in a column, and then selecting the next
column to be analyzed. This sequence was chosen to minimize the switching of
the tester's mechanical switch matrix. The computer (LSI-II) was initially
programmed using the software tool CRUNCH, and test times were about 32 minutes
to acquire data from the 222 inverters in the matrix. This required the
measurement of iii0 voltage points, and the data acquisition rate was 1.7
seconds per voltage reading. The computer was then programmed directly in
Fortran and the data acquisition time was reduced to 2.6 minutes. The data
acquisition rate was 0.14 seconds per voltage reading, which includes the time
to operate the shift register and the mechanical switch matrix. The reason
for the dramatic reduction in the acquisition time is due to the conversion of
the test program from CRUNCH to Fortran. CRUNCH is a line interpreter with a
very slow execution time.
In some cases a "complete" inverter transfer curve is desired rather
than the 5-point transfer curve. For this analysis the input voltage to the
inverter is stepped in 100-mV increments, which requires the measurement of 51
data points per inverter. The total number of data points per matrix is 11,322
voltage readings. In this case, the time to measure the transfer curve of the
222 inverters in the matrix using the direct Fortran programming is 20 minutes.
The data acquisition rate is then 0.09 seconds per voltage reading, which
includes the time to operate the shift register and mechanical switch matrix,
and the plotting time.
!This section was prepared by H. R. Sayah and M. G. Buehler.
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In conclusion, this study has shownthat the software used to
program the data acquisition instruments can have a major effect on the data
acquisition time. In this case the data acquisition time was reduced by an
order of magnitude by programming directly in Fortran rather than using a line-
interpreter-based program.
2.3.3.2 References.
io M. G. Buehler and H. R. Sayah, "Addressable Inverter Matrix for Process
and Device Characterization," Solid State Technol., 28, 185-191 (May
1985).
Note: This article is reprinted in its entirety as it appeared in the
journal, at the end of this section.
. M. G. Buehler, T. W. Griswold, C. A. Pina, B. R. Blaes, C. C. Tim.c,
R. H. Nix.n, and S. F. Suszko, "Product Assurance Technology for Procuring
Custom LSI/VLSI Electronics," JPL Publication 83-70, Pasadena, California
(September 1983).
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Addressable Inverter Matrix for
Process and Device Characterization
Martin G. Buehler Hoshyar R. Sayah
Jet Propulsion Laboratory, California Institute of Technology, Pasadena, California
The addressable inverter matrix consists of 222 inverters each accessible with the aid of a shift reg-
ister. The structure has proven useful in characterizing the variability of inverter transfer curves and
in diagnosing processing faults• For good 3/_m CMOS bulk inverters investigated in this study, %
standard deviation of the inverter threshold voltage was less than one percent and the inverter gain
(the slope of the inverter transfer curve at the inverter threshold voltage) was less than three percent•
The average noise margin for the inverters was near 2 volts for a V,,,,of 5 volts• The specific faults
studied included undersize pull-down transistor widths and various open contacts in the matrix•
U SING MICROELECTRONIC TEST STRUCTURES for processcharacterization is now common. Yet these struc-
tures often consume an appreciable portion of the
area of the wafers and are considered an automatic yield
loss. The area issue is of long standing and has tended to
limit the use of test chips. In more recent times, the shift
from whole-wafer lithography to direct step-on-wafer
lithography has placed an even further emphasis on the ef-
ficient utilization of wafer area for diagnostic purposes.
Test chips can be"pad intensive" where each element in a
test structure (such as a transistor) is connected to a separate
probe pad. This approach to test chip layout has the advan-
tage of eliminating the interference of one structure on
another. The disadvantage to this approach is that only a
limited number of structures can be sampled so that it may
be difficult to establish a meaningful characterization of de-
vice parameters and process faults.
For these reasons it was found desirable to undertake the
development of a set of addressable test structures that use
addressing schemes to access individual elements in a
matrix. The results for an addressable inverter matrix that
allows the characterization of the dc transfer curves of 222
inverters are discussed.
Addressable test structures have their origin in such cir-
cuits as random access memories and programmable logic
arrays. One recently developed test structure with address-
ing circuitry is a photomask misalignment structure that
uses a shift register to address various elements [1]. Matrix
concepts have been used to access clusters of transistors
where the rows and columns are connected to individual
probe pads [2]. In this transistor matrix, the addressing is
performed off-chip by a parametric tester's mechanical
switch matrix connected through the probes to the test
structure. In such a structure the number of elements in the
matrix is limited by the number of probe points. For 20
probe points, the number of elements is limited to 100.
Reprinted with permission of Solid State
Technology, published by Technical Pub-
lishing, a company of Dun & Bradstreet.
In the matrix approach described here, the number of ele-
ments (inverters) does not depend on the number of probe
points. Also the inverter matrix can be used to provide a
complete characterization of each inverter transfer curve.
Basically, this structure can be thought of as providing a
digital assist to analog measurements. The disadvantage in
using an addressable test structure, however, is found to be
the difficulty in separating faults that appear in the ancillary
circuitry from faults that occur in the inverters in the
matrix. To aid in diagnosing the ancillary circuitry, refer-
ence sites were added to the matrix.
The goal of this effort is to explore the effectiveness of the
addressable inverter matrix in analyzing the dc characteris-
tics of CMOS inverters and in providing diagnostic infor-
mation. It is shown that the inverter matrix is useful in: (a)
characterizing the variability of the inverter transfer curves;
(b) evaluating the effect of undersize pull-down inverter-
transfer widths on transfer curves; and (c) pinpointing the
location of open contacts in inverter-transmission gate cells.
Addressable Inverter Matrix
The test structure, shown in Fig. 1, consists of a shift reg-
ister located on the left side of the structure and a matrix of
inverter-transmission gate ceils connected to a 2 by 10 probe
array at the bottom of the test structure [3]. The structure is
confined to a square area that is 1.6 mm on a side. This
layout allows for combining of the test structure with other
structures into a test chip [4] that permits probing of all the
structures with the same probe array. Details of the matrix
are shown in Fig. 2 where it is seen that all the inverter inputs
are connected to the structure input labeled INV,N. The in-
verter outputs are connected to row-addressable transmis-
sion gates. The transmission gates are connected to column
busses that terminate at the probe pads labeled INVovr. The
shift register is used to turn on a row__of transmission gates
by providing a proper bias to Q and Q. Power supply volt-
Solid State TechnoloqWMav 1985 185
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Fig. 1--A ddressable in verter matrL_ designed to be probed by a 2 by 10 probe pad array.
ol
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measurements are made at these sites, the output voltage is
expected to equal the input voltage for good devices. Thus,
these sites serve at markers and are used to check that the
shift register has advanced to rows l, 8, and 15. The transfer
curves for these reference sites are straight lines where
Vo,, = V_ and they can be seen as diagonal lines in Fig. 4.
The structure was fabricated in a 3-_m CMOS bulk p-well
self-aligned poly-gate isoplanar process. The inverters were
designed with gate features of WJLp=6.0/3.0 for the
p-channel pull-up transistor and W./L.=4.5/3.0 for the
n-channel pull-down transistors where the dimensions are in
micrometers.
Fig. 2--Schematic layout of four inverter-transmis_sion gate cells.
age Voo and the ground (GND) busses are shown explicitly
in Fig. 2 to illustrate that each inverter has the same low
series resistance in its power lines. This conventional static
CMOS shift register uses inverters and transmission gates in
a master-slave D-flip flop configuration [5].
In order to verify the operation of the shift register, three
reference sites were introduced at the lower left, middle, and
upper right of the matrix. A reference site can be seen in Fig.
3. In these sites the inverters were removed and the input to
the transmission gate connected to the structure input. When
Test Equipment and Test Program
The test equipment used in this study consists of the
following instruments: a word generator for pulsing the
shift register; a 5 volt power supply; a digital-to-analog con-
verter with 0.5 millivolt resolution for generating inverter
input voltages; and a digital voltmeter with 10 gigaohms in-
put impedance and 100 microvolt resolution for measuring
inverter outputs. These instruments are computer controll-
ed, and a test program was developed to test the matrix
which consists of 15 rows and 15 columns of inverter-trans-
mission gate cells. The shift register is used to select the row
to be measured. However, before this can be done the shift
register must be cleared since it is in an unknown state when
186 Sohd Stale T ecnnology May 1985
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Fig. 3--Detailed layout of the addressable inverter matrLv showing the reference site in the lower
left hand corner of the matrix. The polvcGstalline layer L_shown in a gray tone.
power is first applied. After clearing, a row is selected by
clocking a pulse through the shift register to select one of the
15 rows.
In order to avoid taking faulty data, the program moni-
tors the power supply voltage before taking each data point.
If latch-up or a short occurs, the program will flag the data
if the power supply voltage drops below 4.75 volts. The
power supply is current limited to about 20 mA to protect
the probe card against excessively large current surges.
The structure was measured in two modes. When com-
plete transfer curves were desired, the input voltage was
stepped in increments of 0.1 volts and the output voltage
recorded. In order to characterize inverters quickly, a five-
voltage measurement was performed. From the inverter
output voltages we determined V,,,;,, (V,,), V,,,, (V,.), V,N_,
and Gain. V, was measured at the inverter output for a high
input. V, was measured at the inverter output for a low in-
put. V,,,v was determined by connecting the output of the in-
verter to its input and measuring the resulting voltage, term-
ed the inverter threshold voltage. The Gain is the magnitude
of the slope of the inverter transfer curve in the vicinity of
V, Nv. The Gain was determined from two inverter output
voltage measurements. In one measurement the inverter in-
put is forced to 25 millivolts less than V,N_ and in the other
the voltage is forced to 25 millivolts greater than V ,.,,. The
Gain is the magnitude of the difference between the result-
ing voltages divided by 50 millivolts.
The data was taken in a sequence which was designed to
minimize the switching of the tester's mechanical switch
matrix. First V,_,r is measured at each cell along a specific
column. Then Gain, V, and V, are measured for each cell in
a column. The sequence is not important for good cells but
becomes important for faulty cells. For faulty cells the
results can be test sequence and time dependent because
Table I--Test Results from Two Good Inverter Matrices
Run A Run B
Parameter Location 3, 4 Location 3, 5
(Units) Mean % SO* Mean % SO
V. (volts) 5.00 1E-4 5.00 1E-4
V, (volts) 7E-6 137 1E-5 369
V,_, (volts) 1.96 0.58 2.19 0.71
Gain 22.60 2.24 12.90 2.74
N (volts) 1.87 0.57 2.02 0.72
• Standard Deviation
these cells can have transistors that may be stuck on, stuck
off, or have high leakage current.
Resulls
In this Section we discuss results from: (a) matrices with
good inverters; (b) matrices with undersize pull-down tran-
sistor widths; and (c) a matrix with open contacts.
Results from Good Inverter Matrices
Results from two good inverter matrices are listed in
Table I. From the V,, and V, values, it is seen that the in-
verters are pulling to V,,,, and GND respectively. It is also
seen that the V, Nv and Gain values are tightly distributed.
Note that the °70 standard deviation for the V, values are
habitually very large because the calculation requires the
standard deviation to be divided by the mean which in this
case is very close to zero. As seen in the table, the °70 stan-
dard deviation for V,_, is less than one percent and for Gain
is less than 3 percent. By combining V,,,. and Gain, the noise
margin N was calculated from the following equation which
was derived using the maximum square approach [6] and
piece-wise linear approximation to the transfer curve [7]:
N - (I - l/Gain) V,,, (I)
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Fig. 4--1nverter transfer curves taken from four addressable in verter matrices located at four sites
on a wafer. These results are due to undersize pull-down transistor widths, (Run C).
Table II--Test Results from Four Faulty Inverter Matrices
Run C
Parameter Location 2, 6 Location 5, 6 Location 8, 6 Location 11, 6
(Units) Mean % SD* Mean % SD Mean % SD Mean % SD
V, (volts) 500 6E-3 5.00 2.1E-2 4.96 0.17 5.00 8E-3
V, (volts) 0.37 292 1E-5 186 0.02 1051 2E-3 325
V,,, (volts) 3.11 -17.21 2.69 6.68 2.54 7.89 2.55 1.15
Gain 19.70 79.22 7.95 13.00 9.27 7.16 11.70 3.68
N (volts) 1.79 28.62 2.02 8.01 2.19 8.18 2.24 1.23
• Star_larci Deviation
The noise margin values listed in Table i are well above the
worst case noise margin of 25 percent of Voo or 1.25 volts [81.
Results from Malrk'es with IJndlersize
Pull-Down Trueiistor Widths
Results from four inverter matrices are listed in Table I I.
These results were obtained at four locations across the
diameter ofa 4 inch diameter wafer. The wafer had 13 chips
across its diameter. It is apparent from the large °70standard
deviations in V,Nv and Gain that the inverter transfer curves
are not as tightly distributed as those listed in Table 1. A
closer examination of the data reveals that the percent
standard deviation in VI._, Gain, and Noise Margin
generally decreases moving from location 2,6 to 11,6. A fur-
ther clarification is shown in Fig. 4 where the transfer curves
for each location are shown. The location of the outlier
curves was found to be randomly distributed throughout
the matrix.
This behavior can be explained by variations in the width
of the pull-down transistor. This width was designed to be
fabricated at the minimum layout rule width. After fabrica-
tion the diffusion width was much smaller than the mini-
mum layout rule as determined by split-cross-bridge resistor
measurements [4]. Instead of being at the layout rule width
of 4.5 pro, the average width for this wafer was 1.16 _+0.10
#m. The trends seen in Fig. 4 can be explained by the de-
pendence of V,N, on W,. The expression for the inverter
threshold voltage [8], which is derived in the Appendix, is:
1 + ._B. (2)
o
VDD
eli*leO,
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I-Yg 5--Layout of/he inverter-transmission gate ('ell showing the
location ol the I I ('ontacts.
where V,,, is the n-channel threshold voltage, j V,,, I is the mag-
nitude of the p-channel transistor threshold voltage, and
B..= (K. H./L.)I(K_ H',/L,) (3)
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where K. and Kp are the n- and p-channel transistor conduc-
lion factors (sometimes called KPRIME), IV. and Wp are the
n- and p-transistor gate widths, and L. and L,, are the n- and
p-channel transistor gate lengths. In the limit as IV. goes to
zero, the inverter threshold voltage becomes:
V,_ = Voo - 11/7,,I (4)
For the inverters used in this study, I V+,l was 0.98 _+0.02 volts
and V,. was 0.98 _+0.10 volts. For a Vo,, of 5 volts, V,_, can
be expected to reach 4 volts and this is the trend observed in
Fig. 4, especially for location 2,6. Note that I V,pl is approxi-
mately given by the point where the transfer curve just rises
above the Vo,,, = 0 line.
Results from a Matrix wilh Open Contacts
The occurrence of open contacts was observed using the
addressable inverter matrix. Open contacts can occur at any
or all of the 11 contacts in the inverter-transmission gate cell
as seen in Fig. 5.
Photomicrographs of selected cells are shown in Fig. 6
where the cell at column 3, row 8, is un faulted. As seen in the
figure, the cell at 4,8 is missing the #3, #4, #6, and #8 contacts
(also see Fig. 5); the cell at 3,7 is missing the #4, and #8 con-
tacts; the cell at 4,7 has all contacts open.
A list of the open contacts for the matrix under study is
given in Fig. 7. This list was determined from photomicro-
graphs of each cell similar to those shown in Fig. 6. The cor-
responding inverter parameters for the cells shown in Fig. 7
are given in Fig. 8, where faulty VL and V, values are circled.
For this study a fault was defined as V, greater than 0.0 volts
and V, less than 5.0'volts. The faults observed in this study
either prevented the cell from pulling up to I/I,o or down to
GND or both.
An analysis of the inverter-transmission gate cell with
singly occurring open contacts is given in Table 111. In the
table, open contacts at #1 (substrate) and #4 (well) were
omitted because other cells in a given row are connected to
these layers. Thus, the likelihood of having no contact to
these layers in a given row was considered remote. When
certain contacts are open, a cell's apparent output will be
determined by the previous state of the output bus. For such
cases the state of the output bus is denoted Q-.
As seen in Table 111, an open contact at contacts #2, #3,
and #11, can lead to aQ- state. The value of Q- is deter-
Table Ill--Inverter-Transmission Gate Output
for Open Contacts
Open at
Contact Number Output V, Output V,,
None 0 V.,,
2 0 Q-
3 Q- V ....
5 or 6 0 V....
7(ON) 0 V....
7(OFF) and/or 10 0 V,,,,-IV,,,!
8(ON) 0 V....
8(OFF) and/or 9 V,. V....
11 Q- Q-
COLUMN
3 4
ev.
o _.._21111111 nil I r| " -
1
8 4 6
1 7 I
2 5 1011 2 5
7 36 9 36
4 8 4
1 7 1
• 2 5 101 2 5
6
IT.6 36 9 36
4 8 4
1 7 I
5 25 I01 2 5
36 9 36
4 8 4
4
.... + _ : .....
..........?_,,, _: ,, .... _: :::_°"*_ :: _: _ _:U'::
,ZlE_+ ]i
Fig. 6--Photomicrographs of Jour inverter-transmission gate ceils
with open contacts. When a contact is present it appear+s a_ a dark
spot, (Run D).
Column
3 4 S
I
9 / 3 (5
8 [ 4 8
7 7
I011 2 5 10112
9 36 9 36
8 4 8 4 8 4 8
7 I 7 I 7 I 7
10112 5 10112 5 10112 5 I01'
9 36 9 36 9 36 9
8 4 8 4 8 4 8
7 1 7 1 7 I 7
101 2 5 101 2 5 101 2 5 101
9 36 9 36 9 36 9
8 4 8 4 8 4
7 1 7 1 7
2 5 10 11 2 5 101
36 9 36 9
4
Contact
Number Key
[Tg. 7-- Ttle location o[ open contacts in a portion of the ad-
dressable inverter matrix. The numbers refer to the contacts labeled
in Figure 5, (Run D).
mined by the test sequence. In this study the test sequence
begins with the measurement of. V,,,,. at each cell in a col-
umn. Then, the Gain, V+ and V_ are measured at each cell
starting at the bottom of the column and progressing to the
top of the column. Before testing the next cell up the col-
umn, the input to the cell under test is biased to a high state,
which leaves the output bus in a low state.
The results shown in Fig. 8, Column I, can be explained
by realizing that since the good cell at 1,4 leaves the output
bus in a low state, the cells at 1,5 1,6 and 1,7 which have an
open #11 contact, are unable to pull the output bus high. A
similar situation holds in Column 5 for cells 5,5 and 5,6. The
cell at 5,7 is connected to the output bus but an open #2 con-
Solid Sl_tto h'('hJloloqv/MdV l!)P_f_ 1_q9
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tact prevents this cell from pulling the output high and so
the output remains low.
If the #7 or #8 contact is open, the transmission gate will
not be fully functional. These open contacts lead to floating
gate transistors which are modeled as being in a conducting
(ON) state or a non-conducting (OFF) state. Our data is best
explained if we assume that for an open #7 contact, the
p-channel transistor is stuck on and for an open #8 contact,
the n-channel transistor is stuck off. An open #7 contact oc-
curred at cell 2,4. Under the assumption that the p-channel
transistor in the transmission gate is stuck on, the open #7
contact is undetected in evaluating cell 2,4. An open #8 con-
tact occurred at cell 3,7. The assumption that the n-channel
transistor in the transmission gate is stuck off explains the ob-
servation that this cell only pulls down to within Vr. of GND.
The results for cells 3,4 3,5 3,6 4,4 4,5 4,6 and 4,7 are
nearly identical. They can be explained by the leakage of
current onto the output bus through leaky p-channel tran-
sistors in those transmission gates found in good cells con-
nected to the output bus. This result was confirmed by
closely examining the V_ and V, values. These values slowly
drifted upwards as measurements were taken up the column
indicating the leakage of current onto the output bus. The
results for cells at 2,5 2,6 2,7 2,8 and 4,8 are difficult to ex-
plain and remain under study.
Ancillary ('ircuilry
At the outset it was mentioned that the ancillary circuitry
must also be analyzed for faults. In this case faults in the
shift register and the transmission gates must be identified.
The three reference sites are used to verify that the shift
register has advanced to rows 1, 8, and 15. The transfer
curves for the transmission gates at these sites can be seen in
Fig. 4 as the 45 degree equality line. Metal shorts in the shift
register that prevent the propagation of the signal thlough
the _hift register were observed. Faulty transmission gates
have been observed and these give rise to iow Gain values
for the inverter-transmission gate cell•
Conclusion
The test matrix used in this study contained 222 3-#m
CMOS bulk inverters and was fabricated in a square area
approximately 1.6 mm on a side. The addressable inverter
matrix has proved to be an effective tool in both analyzing
the dc characteristics of inverters and in identifying the sev-
eral types of faults. In this study we were able to characterize
the effect of undersize n-channel transistor widths on the in-
verter transfer curves. This effect causes the transfer curves to
shift to higher V,+++values that approach V+,t,-t VT_t. The ef-
fect of various open contacts in the inverter-transmission gate
cell were observed. Some open contacts (#2, #3, and #11 ) pro-
duce results that depend on results from previously measured
cells. Other open contacts [#5 and/or #6, #7(ON), #8(ON)]
can go undetected provided leakage currents are low.
Acknowledgments
The authors wish to acknowledge the effort of Robert
Nixon in designing the structure and to thank Cesar Pina
for supplying the parametric test equipment, Brent Blaes
Column
1 2 3 4 5
12.3 714.4 3012.3 17_4.5 ,t. Ol 2.3 17 III i !
Ioo _oi;i_` _ooo .... i
_3 o.i _7: . J2.3i 181;.. _-;_
7
z.3 0.0,.7 4._,:.: o.,!,._ o.sl=.Bo.,
oo © © oo• _© © Ok:....@_
2 3 17 2.3 17]2.3 o.212.1 0.6123 17
'o.o  .oo.o  1o.o'
Inv®rter
Parameter Key
I-ig. 8--Inverter parameters .lor the same portton of the ad-
dres_able inverter matrix shown in Figure Z Faulty I// and V,,
vahles are circled, (Run l)).
for the inverter data in figure 4, and Ronald Ruiz for the
photomicrographs. They also thank Terry Walker of Stan-
ford University for suggesting the shift register design.
Also, the efforts of the MOS Implementation Service, In-
formation Sciences Institute, University of Southern Cali-
fornia in fabricating the test structures are greatly appreci-
ated. This work was sponsored jointly by the National
Aeronautics and Space Administration, the Defense Ad-
vanced Research Projects Agency, and the National Securi-
ty Agency under contract number NAS-918.
Appendix
The inverter threshold voltage, expressed by Eq. 2, was
derived for a CMOS bulk inverter with enhancement mode
transistors operating in the saturation region. In this region
the current through the n-channel pull-down transistor is
given by:
I. = B. ( 1,',- 1/,.yl( I -k. Vo) (A 1 )
and the current through the p-channel pull-up transistor is
given by:
/_ = _Av,,,-V,-lV_l)_/tl-X,(Voo-Vo)) (A2)
where the inverter input voltage is V,, the output voltage is
Vo, and X©and X_are the n- and p-channel length modulation
factors. By including channel length modulation in the
model, the Gain has a finite value at V,,, for h. and X _ non
zero. In addition
_. = K.W./L. (A3)
and
13,, = K, H_/L,, (A4)
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By set6ng/. = 1,, and Vo = V, = V,Nv, taking the square
root of the resulting equation, rearranging terms, the result
is Eq. 2 where B appears in place of Bo:
_',,(t - X,,(v.,, - v,_,))
B- /3,,(I - h. V,Nv) (A5)
in the limit where X. = X, = 0, B = Bo.
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2.3.4 Reliability Analysis
N86 - 29 2 60
The objective of this effort is to search for and demonstrate
approaches and concepts for fast wafer probe tests of mechanisms affecting the
reliability of MOS technology and, based on these, develop and optimize test
chips and test procedures.
Here we report our progress on four important wafer-level reliability
problems:
(i) Gate-oxide radiation hardness.
(2) Hot-electron effects.
(3) Time-dependent dielectric breakdown.
(4) Electromigration.
2.3.4.1
the total-dose radiation hardness of MOS gate oxides involves exposing the
device to ionizing radiation under an appropriate bias and measuring of the
consequent threshold voltage and transconductance changes. Since the radiation
response of the gate oxide is strongly process-dependent, it is desirable to
routinely monitor the gate hardness in a _rocess line. Such evaluations using
conventional radiation sources such as Co°0 cannot be carried out physically
close to the process line and are cumbersome, time-consuming, and expensive. In
the following, we will describe a technique we have developed to simulate the
radiation environment by purely electrical means along the lines proposed by
Boesch and McGarrity [I]. With this technique it is possible to make fast
measurements of gate oxide radiation hardness at the wafer probe level, along
with any set of other electrical measurements.
Gate-0xide Radiation Hardness. The conventional method of determining
The physical principles involved are depicted in Figure 2.3.4-1. This
figure shows the energy-band diagram of an n-channel transistor under a high
electric field (top) and high energy radiation (bottom). Under the high field
the electrons are injected into the oxide via the Fowler-Nordheim (FN) tunneling
mechanism. A small fraction of electrons gain enough energy from the field to
generate electron-hole pairs by impact ionization. The holes drift back towards
the Si-Si0 2 interface. Some of the holes get trapped in the bulk and the
interfacial region, some interact with the interface and generate interface
traps, and the rest drift into the silicon. The same description applies in the
case of ionizing radiation except that in this case the holes are generated by
the high energy particles. The close similarity between the two cases suggests
that these stresses produce similar damage in the oxide, as will be shown to be
the case. There are also differences, namely, the hole/electron population ratio
in Si0 2 is unity for radiation compared to l0 -3 - 10-2 for FN injection,
and also the fields are much different. The large number of electrons in the FN
injection case leads to larger recombination of electrons with the trapped
holes. Therefore, in the FN case, a somewhat smaller change in the threshold
voltage should result for the same level of hole injection.
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Figure 2.3.4-2 shows the capacitance-voltage (C-V) curves for the gate
oxide of a p-channel transistor. The heavy curve is the initial dependence,
while the other curves were measured after injection of holes to the levels
indicated. The response is recognized to be similar to the radiation effects.
To make a quantitative comparison, threshold voltage shifts have been plotted in
Figure 2.3.4-3 as a function of the hole fluence for radiation and Fowler-
Nordheim injection. The results are in agreement; the FN shifts are somewhat
smaller, as predicted by theory. A brief description of the experimental
technique is given below. A detailed treatment of the subject is given
elsewhere [2].
The experiments were performed on test transistors included on test
chips that were processed at a commercial 3-pm silicon-gate CMOS-LSI fabrica-
tion line. The process was not radiation-hardened and thus was expected to be
sensitive to ionizing radiation (or, equivalently, to hole injection stress).
The gate oxidation step was carried out in normally dry oxygen with 3% HCI at
1000°C, and the gate oxide was grown to a thickness of about 85 nm. The test
transistors included both p- and n-channel types of various sizes. The largest
transistors had circular ring-structure gates (the outside diameter was 220 pm
and the inside diameter was 180 pm) and were used to increase the sensitivity
of the current/charge measurements. The smaller transistors (inside the array)
had more conventional rectangular structures ranging down to a minimum size of
5-_m channel length. In addition to the obvious substrate doping difference
between the n- and p-channel transistors, the gate oxide of the p-channel
transistor was exposed to an ion implant (for the purpose of threshold voltage
adjustment). Otherwise, the n- and p-channel transistors were processed using
identical techniques. We obtained an accurate measure of the impact ionization
coefficient. Using these data, we found an excellent agreement with the effect
of the hole fluence equivalently released into the oxide by ionizing radiation.
Figure 2.3.4-i depicts the energy band picture of the Fowler-Nordheim
tunnel injection and impact ionization used in this work. A large positive bias
(>70 V or > 8 MV/cm) is applied to the poly Si gate of either n- or p-channel
devices for a few seconds. During this time, an appreciable electron current is
injected. These electrons are accelerated by the applied field and some frac-
tion of them reach an energy that causes impact ionization, generating electron-
hole pairs in the oxide. The holes thus generated will drift with the field back
towards the silicon interface (cathode) with some fraction being trapped in the
oxide. The positive space charge produced by these trapped holes enhances the
field at the cathode and increases the electron injection current. If this
positive feedback process is allowed to continue, breakdown ultimately occurs.
By limiting the fluence of injected electrons (and thus holes generated), we
obtain the information we seek without encountering breakdown.
The hole flux returning to the silicon interface can be directly mea-
sured by the carrier separation technique of Weinberg [3], as indicated by Figure
2.3.4-4. This measurement must be done on n-channel transistors so that the hole
current can be extracted from the p-well. In practice, we measure the integrated
electron and hole currents (or charge) on Keithley electrometers set in the
coulombmeter mode. At the lower applied fields (~7.5 MV/cm), where the hole
fluence generated is very small, it is necessary to correct for the small back-
ground current of the Keithley and the device p-n junction. In general, the hole
fluence measured by this technique neglects the holes that are trapped and
recombine with electrons in the oxide (the holes that are trapped and survive
recombination can be included as a correction from the measureddisplacement
charge, CAV). Most of the trapped holes recombine in the bulk of the oxide
because of the high ratio of the electron to hole flux and the high recombina-
tion cross section 9. In the tunnel barrier region of the oxide ( 35 A) there
is no electron flux in the conduction band to contribute to electron-hole
recombination; however, a significant fraction of these trapped holes can also
recombine with electrons that tunnel from the silicon interface. The relative
rates of trapping and tunnel recombination will determine the final density
distribution of the surviving trapped holes in the barrier region. Therefore,
the total trapping-recombination loss of holes can be appreciable, and for the
"rad soft" oxides is typically around 50%. However, this loss is approximately
offset by a factor of two gain because the holes reaching the silicon are suffi-
ciently energetic (their energy is at least the hole barrier height of 5 eV) to
create one electron-hole pair in the silicon by impact ionization [10]. These
two offsetting effects leave an uncertainty in our measure of the actual hole
fluence generated in the oxide of about 20%, which is quite adequate for our
purposes.
The entire sequence of electrical stress and measurements is carried
out automatically using an LSI-11 minicomputer. Standard types of instruments
were used, including a digital voltage supply, integrating digital voltmeter,
Boonton capacitance meter and Keithley electrometers. For the low values of
charge measurements, lead isolation must be on the order of l014 ohms or better.
The impact ionization coefficient = versus the oxide field was first determined
using the n-channel transistors. The results are given in Figure 2.3.4-5.
Thereafter, we performed electron tunnel injection experiments on both n- and
p-channel devices by measuring the electron fluence and calculating the corre-
sponding hole fluence generated from the predetermined value of =. Electron
tunnel injection was carried out with applied fields of about 8.5 MV/cm, which
gave injected current densities of the order of l0-6 A/cm 2. The injection
was programmed to continue until a preselected electron fluence was reached
(typically around l015 cm-2), which typically required a few seconds. The
C-V curve was measured before and immediately after each injection stress. The
C-V curve was then measured repeatedly at later times and under different bias
conditions following injection stress, to study the relaxation behavior of
charge and interface trap build-up.
2.3.4.2 Hot-Electron Effects. In recent years, with the push to attain
higher and higher densities on VLSI chips, the dimensions of individual transis-
tors have been shrinking, resulting in micron and sub-micron transistor channel
lengths. At the same time, for the sake of compatibility with the existing
devices, the operating voltages have generally been maintained at 5 volts.
Under these conditions a very high field is produced near the drain of the
transistor. In traversing this region the channel electrons heat up to an
extent that they can interact with the Si-Si02 interfaces, resulting in the
degradation of transistor characteristics. At present, this phenomenon is one
of the major limitations in VLSI. We have reviewed the literature [4, 5, 6]
extensively. There has been a great deal of interest in this problem recently,
and extensive research efforts are under way at this time. A clear understand-
ing of the processes leading to the hot-electron degradation has not yet been
reached. However, an empirical model has been developed that provides an ade-
quate basis for characterizing the behavior. Figure 2.3.4-6 shows an n-channel
transistor biased in a conducting state. In short-channel transistors, the
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electron population in the high field region near the drain heats up, with some
electrons gaining enough energy to get injected into the oxide, producing the
gate current IG. Somehigh-energy electrons lose their energy by impact ioni-
zation, with the resulting holes being collected by the substrate. This is mea-
sured as Isub. In Figure 2.3.4-7 we have plotted Isub and IG as functions
of the gate voltage VG. Also plotted is a variable that represents the degra-
dation of the transistor characteristics (threshold voltage shift and transcon-
ductance change). It is observed that all these plots show a strong dependence
on VD. It is interesting that transistor degradation is strongly correlated
with Isub and not with IG. This strong correlation between Isub and
transistor degradation provides a basis for the empirical model. Thelfollowing
relationships have been empirically established [5]
A(AVTHor AGm)= Atn (i)
A = A exp (-_/V D) (2)o
Im = I exp(-_/V D) (3)sub o
where t is the elapsed time with drain voltage at VD. If Ama x is the maximum
degradation we can tolerate, then, combining the above relations, we get
Failure time =
(A_oX) i/n (io_ m )-_ 1
To predict the failure time of a device, one has to determine the parameters Ao,
Io, n, =, and _ by stressing the devices at a few values of V D higher than
the operating voltage. Higher drain voltages reduce the required measurement
time. Once these parameters have been determined and we have set a maximum
tolerable degradation Ama x, then we can calculate the failure time of the
device from the above relationship. I_u b in Eq. (4) is the substrate
current measured at the operating drain voltage. Since most of the measurements
irreversibly degrade the transistor, a number of identical transistors are
required for this evaluation.
We made measurements on test transistors on test chips fabricated on
commercial 3-pm silicon-gate CMOS-LSI wafers described previously. We also
made measurements on 1.25-_m process test-chip transistors with channel lengths
ranging from 1.0 to 1.5 mm.
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A schematic illustration of the measurement apparatus is shown in
Figure 2.3.4-8. A computer-controlled data acquisition system is used to run
the experiments. To characterize the hot-carrier degradation, gate and substrate
currents are measured under varied stress conditions of VD, VG, and (stress)
time. The resulting degradation of the device is commonly given in terms of the
threshold voltage shift, _VTH , and the change in transconductance, _Gm.
The transconductance is measured in the triode region at VD = I00 mV. VTI_ is
obtained by taking the tangent to the ID vs VG curve (VD = i00 mV) at the point
of maximum transconductance and extrapolating it back to ID = 0.
Our main objective in these preliminary measurements is the testing
and verification of the empirical model presented in Section 2.3.4.1. In these
experiments we have observed the power law dependence in Eq. (I) and the exponen-
tial dependence of Eqs. (2) and (3). Further experimentation is required for
final verification of the model as a suitable tool for the evaluation of hot-
electron degradation in VLSI MOSFETs.
Transistors on 3-pm and 1.25-pm fabrication line test-chips were
used in these experiments. Transistors on the 3-pm line test-chips with mini-
mum gate lengths on the order of 3 pm showed no degradation even after stress
at drain voltages as high as 25 V. It is evident that hot-electron effects
impose no limitation on the operation of these devices. On the 1.25-_m line
test transistors (channel length 1.0 to 1.5 pm), we did observe degradation of
device characteristics after stress. The degradation, however, was entirely in
the reduction of transconductance. No shift in threshold voltage was observed
in contrast to the results reported in the literature, which showed threshold
shifts. This implies that the effect of the stress is to generate interface
traps only, leaving the net surface charge at the interface at the onset of the
inversion unaffected. Since the response of the gate oxide is very much process-
dependent, this could be a characteristic of this particular process.
In summary, we have devised and carried out experiments with results
in good agreement with the model. We will follow up on these experiments for
further testing of the model and determination of a minimum number of transistors
required for this evaluation. This will ultimately lead to a test procedure
implemented on the automatic test system for the evaluation of test chips.
2.3.4.3 Time-Dependent-Dielectric Breakdown (TDDB). The question of dielec-
tric integrity of the gate oxide in MOS transistors has been of great interest
for a long time. With the advent of VLSI requiring gate-oxide thicknesses on
the order of 200 nm or less with the concomitant high-oxide fields, development
of a reliable and fast technique for TDDB evaluation has become even more impor-
tant to MOS technology. We have extensively studied the breakdown mechanism in
metal-gate MOS structures in the past [7, 8, 9], and in the course of the pre-
sent effort we have looked extensively at the literature reviewing the results
of the more recent works on poly-gate M0S structures [i0, II]. In most of the
studies the structures used for TDDB evaluation are capacitor structures. In
view of the fact that there are known failure modes in gate oxides associated
with the edges parallel to the channel [12] as well as those edges perpendicular
to the channel (source and drain) [13], it is very important that the test
structure replicate as closely as possible the structure being evaluated. To
that end we have developed test structures with the relative dimensions of a
typical transistor. This is shown schematically in Figure 2.3.4-9. One of the
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two other structures shownin this figure enhances the source-drain edge, and
the other enhances the thin-thick oxide. These structures are designed to help
separate the failure rates associated with the different components (area and
the edges) of the device. Figure 2.3.4-10 is the photograph of the test struc-
ture that we have arrived at after someiterations. It can be of any of the
three configurations shownin Figure 2.3.4-9.
A test station with a 40-point probe card and other necessary elec-
tronic support has been designed and built. The probe station is integrated into
a computer-controlled system and we have begun the TDDBmeasurements.
2.3.4.4 Electromigration. The literature on the subject was reviewed [14, 15].
The work in this field has been going on for more than fifteen years. The
theoretical understanding of the subject in terms of the forces and factors
leading up to this failure is fairly well-established. But the statistical
nature of the problem makes it not amenable to an exact analysis. However, a
model for this mechanism has been developed that has gained a wide acceptance
among the workers in the field. According to this model, the median time to
failure (MTF) of a strip of metallization is given by
MTF = A j-n exp(_/kT)
where J is the current density, T the absolute temperature, and k the Boltzmann's
constant. Parameter A depends on the sample geometry, material characteristics
of film and substrate, and protective coating, _ is an activation energy, and
n is an experimentally determined factor that depends on the temperature.
This model will be used in the evaluation of our test structures.
There are test vehicles on our present test chips for testing metal continuity
that can be used in our initial experiments on electromigration as well as
resulting in a more efficient use of the chip area. However, the development of
optimized test structures is of utmost importance, and we shall devote a good
deal of effort towards that goal.
2.3.4.5 References.
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Figure 2.3.4-6. Hot-electron effects for an n-channel transistor biased in
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Figure 2.3.4-7. Isu b and IG as functions of the gate voltage V G
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Figure 2.3.4-10. TDDB test chip
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2.3.5 Inverter Noise Margin Analysis I
2.3.5.1 Analysis. The analysis presented early in the contract period [i]
was extended to include the effect of a noise margin distribution that was not
centered on the design center. In this analysis the inverter transfer curve
is approximated with piecewise segments, mirrored about the Vout = Vin line
and the noise margin, M, determined using the maximum square method:
M = (i - I/G)V (I)
where G is the magnitude of the slope of the inverter transfer curve at the
inverter threshold voltage, V. Gaussian statistics are used to determine the
probability that one inverter has its noise margin within ± delta M of the
noise margin design center, Mc:
where
P(XL < X < XU) = (I/SQR(2 • Pi))
x = (M - Mu)/Ms,
Xl = delta M/Ms,
X2 = (Me - Mu)/Ms,
Mu = (i - i/Gu)Vu = Vu - X3, and
X3 = Vu/Gu.
xexp((-X2)/2 (2)
In the above relationships, Mu is the mean noise margin, Vu is the mean
inverter threshold voltage, Ms is the noise margin standard deviation, and Gu
is the mean inverter gain.
The probability that N inverters have their noise margins within
± delta M of Mc is:
P(N) = pN (3)
where P is given in Eq. (2) above. This relationship follows from the assump-
tion that each inverter is statistically independent of the others [2].
In the previous analysis [i], the probability that N inverters are
within ± delta M was shown in Figure 4 of [i] for X2 = X3 = 0. In this
1This section was prepared by M. G. Buehler.
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analysis,Figure 2.3.5-1 plots the numberof inverters per circuit that have a
probability of 50 percent of having all their inverters within ± delta M for
X3 = 0. Note that the X2 = 0 curve can be derived from Figure 4 shown in the
previous analysis for P = 0.5. Figure 2.3.5-1 shows that the numberof
inverters per circuit can range from 1 to 1,000,000, depending on whether the
noise margins are centered (X2 = 0) or are tightly distributed (Ms = small).
both of these conditions are met, then one can expect high yielding circuits.
If
A further analysis of the noise margin equation, Eq. (1), is indicated
in Figure 2.3.5-2. Here it is seen that the noise margin equation, Eq. (1), is
restricted to V1 < V < VDD/2. For U > VDD/2the noise margin equation is:
M = (1 - l/G) o (VDD- V) (4)
where VDD is the voltage supplied to the inverter. The situation is further
clarified in Figure 2.3.5-3, where Eqs. (1) and (4) are plotted for various
values of G. This figure further illustrates that for G > 10, the error in
calculating the noise margin, assuming G is infinite, is less than l0 percent.
2.3.5.2 References.
. M. G. Buehler and T. W. Griswold, "The Statistical Characterization of
CMOS Inverters Using Noise Margins," Electrochemical Society Extended
Abstract 257, 391-392 (May 1983).
Note: This extended abstract is reprinted in its entirety as it appeared
in the journal, following Figure 2.5.3-3.
2. S. L. Meyer, Data Analysis for Scientists and Engineers, J. Wiley and Sons,
New York (1975).
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ORIGIFAL PACE IS
OF POOR QUALITY
ABSTRACT N_IBER 257 Electrochemical Society (May 9. 1983)
THE STATISTICAL CHARACTERIZATIOn! OF _IOS INVERTERS
USING NOISE MARGINS
U. O. Buehler and T. W. Griswold
California Institute of Technology
Jet Propulsion Laboratory
Pasadena, CA 91109
Introduetlon
The goal of this effort is to develop simple tenh-
nlques that can be used to assess CMOS bulk technology
for use in crltleal circuit applications. In this
effort test chips were developed, fabricated at silicon
foundries, and evaluated using parametric test equip-
men_ The approach is based on the statistical analy-
sis of inverter noise margin and required the measure-
ment and analysis of a large amount of data; thls
necessitated the development of computer-alded test
equipment and the use of eomputer-alded analysis tech-
niques. The CrlOS inverter was found to be a suitable
test structure for evaluating a portion of the capabil-
ity of a wafer fabrication process. A procedure was
developed for determining the number of Inverters that
can be fabricated in a eircult for a probability of 0.5
that all Inverters are within a specified nolse-margln
window. Results from the best wafers indicate that I}
is possible to obtain circuits having more than I0 v
Inverters all within a nolse-marcin window as small as
1.0V.
A p-well CIIOS bulk mlcroeleetronlc test strip con-
sisting of transistors, Inverters, cross-bridge resis-
tors, and contact resistors was fabricated along with
more elaborate test chips at several 5-_m silicon
foundries. Data was acquired from the silicon wafers
using a parametric test system. In order to assu._ the
integrity of the wafer probe data, various procedures
were employed to eliminate invalid data from the data
set. Then outliers were identified using a modified
version of the }_S STAT2 program [I].
The Inverters used in thi_ study have _n as-drawn
channel length by width of 5_m x 5_m for the n-channel
transistor and 5_m x 7.gum for the P-channel transistor.
The transfer curves for 28 CHOS Inverters are shown in
Fig. I where the input voltage is v i and the output
voltage is vo. Normally this curve is characterized by
four parameters: Vo(Vi'O), Vo(Vl'VDD), V (inverter
threshold voltage), and G (inverter gain) determined
from the slope of the transfer curve at v i- Vf25mV.
In,erterAnalv,_
The CHOS transfer curve was approximated with a
three-seetlon piece-wlse linear curve as shown in FI_
2. The middle section of the curve was fitted to the
slope, O, of the measured _ransfer curve at the inver-
ter threshold voltage, _ The noise margin was deter-
mined from the maximum square approach of [Jill [2]. In
this approach the piece-wlse linear curve was mirrored
about the vl-v o curve, and the noise margin, H, derived
from the "diagonal llne of the maximum square as lllus-
trated in Flg. 2. The expression for the "low s noise
margin Is
i_ = (1-o-1)v. (I)
Statistical variations in the noise margin are
illustrated in FI_ 3 where the distribution is assumed
to be normally distributed with a mean, _, and stan-
dard deviation, M c. In order to evaluate whether the
M_and M o are satisfactory, they must be related to a
noise margin target, M*, and window, 2AM. The proba-
bility of-flndlng individual inverters within the tar-
n-_t w!n__w is
=X2+Xl
P(XL<X<XU) - (2R) -I/2 J EXP(-X2/2)dX
XL=X2-XI
(2)
where
X = (M-M)/M o (2a)
xl = _/M ° (2b)
X2 - (S -M)/Mo. (2c)
By combining N inverters into circuits where each
inverter is statistically independent, the probability
of N Inverters per circuit being within ±AM is:
P(N) = P'mN (3)
where P is given by Eq (2). This probability is illus-
trated in FI_ 4 where the noise marEln target was set
equal to the mean (i.e., M*=Mu or X2=0). These curves
show that as the number of inverters increases from N:I
to 106, the standard devlatlon, Mo, must get smaller
for a fixed AM in order to have a good probability of
finding all inverters per circuit within the noise-
margin window. If the noise margin mean, Mu, is not
equal to the target, M*, then the curves shift to the
right along the Xl-axls by one unit for each unit
change in X2.
The mean and standard deviation for the noise mar-
[.In were derived from inverter gain and threshold volt-
age parameter_ Since G and V combine nan-llnaarly to
form the noise margin, a Taylor series expansion [3] of
Fa (I) was necessary to evaluate the noise margin mean:
M - (I-G;I)v u (_)
and the noise margin standard deviatlcn
Mo . _V2G_4)G2+(I_G_I)v 2 ]1/2
L p _ c _ o
(5)
where the mean and standard deviation for the galn are
Gu and Go, respectively, and for the threshold voltage
are Vp and VO, respectively.
Results from seven wafers are listed In Table I.
The Mp and Me values were derived from the G and V
parameters where invalid and outlier values were ex-
cluded from the data sets. The number of values used
to compute the G and V parameters ranged from 3_ in the
poorest to 135 in the best wafen
Table 2 lists the number of Inverters that can be
fabricated per circuit with a probability of 0.5 that
all invertera are within selected noise marcln wlndow_
The target M*-2.25V was determined from ideal G and V
values of 10 and 2.5Y, respectively. The numbers in
Table 2 were calculated from Eqs (2_) and (3) using the
parameters from Table I.
From Table _, one can quickly evaluate not only the
capability of the technology but also the controllabil-
ity of the wafer fabrication proces_ Results from the
best wafers indicate that it is possible to obtain
circuits having more than 106 Inverters all within a
noise-mar_in window (2AM) as small as 1.0_ Since this
evaluation was based on whole wafer statistics, it is
thought that variations within a chip will be less,
thus enhancing the ability to fabricate large cirnult_
This paper was originally presented at the Spring 1983 Meeting of The Electrochemical Society,
Inc. held in San Francisco, California. Reprinted by permission from The Electrochemical Society.
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TABLE i. CMOS INVERTER PARAMETERS
WAFER G u G O Vu(V) Vo(V ) Mu(V ) M_(V)
1202 17.6 3.33 2.31 0.206 2.18 0.196
1205 14.9 1.86 2.52 0.033 2.35 0.037
1213 17.4 1.83 2.46 0.026 2.32 0.029
2205 11.8 1.32 2.12 0.227 1.94 0.209
2207 10.7 1.43 1.97 0.198 1.79 0.181
2111 17.7 1.O8 2.30 0.072 2.17 0.068
2120 10.3 1.50 2.23 0.055 2.01 0.059
TABLE 2. N INVERTERS/CIRCUIT FOR P(N)=0.5
THAT ALL LIE WITHIN ±AM OF M*=2.25V
AM(V)
WAFER 0.2 0.5 1.0
1202 1.6EO 4.2EI 6.4E5
1205 1.7E2 "I.OE7 >I.OE7
1213 3.0E5 >1.0E7 >1.0E7
2205 0.6E0 3.5E0 1.5E3
2207 0.3EO 1.3EO 4.4E2
2111 1.7El . >I.OE7 >I.OE7
2120 0.5EO 1.8E5 >1.0E7
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N86-29261
JMOSFIT--A MOSFET Parameter Extractor with Geometry-Dependent Terms I
Overview
2.3.6.1.1 Introduction. This effort was motivated by the need to extract the
parameters from metal-oxide-silicon-field-effect transistors (MOSFETs) that are
included on the CRRES test chip (see Section 2.6), to have a simple but compre-
hensive method that can be used in wafer acceptance, and to have a method that
is sufficiently accurate that it can be used in IC design.
The goals of this effort are to develop a set of MOSFET parameter
extraction procedures that are directly linked to the MOSFET model equations and
that facilitate the use of simple, direct curve-fitting techniques. In addition,
we wish to include the major physical effects that affect MOSFET operation in
the linear and saturation regions of operation for devices fabricated in 1.2- to
3-mm CMOS technology. The fitting procedures were designed to establish single
values for such parameters as threshold voltage and transconductance and to pro-
vide for slope matching between the linear and saturation regions of the MOSFET
output current-voltage curves. In this presentation we have preserved as much
of the traditional SPICE [I] MOSFET terminology as possible.
Numerous approaches can be found in the literature for determining
the parameters needed by the MOSFET equations [2, 3, 4, 5, 6, 7, 8]. These
approaches range from the optimization techniques typified by SUXES [9] to the
parameter plotting techniques described by Hanafi et al. [3]. The approach
suggested here uses multiparameter linear and nonlinear least-squares fitting
techniques [i0, ii] to fit the equations. The geometry dependence of parameters
is introduced in a manner similar to the CASMOS [6] extraction approach. In this
analysis four different sizes of transistors are used that cover a rectangular-
shaped region of the channel length-width plane; other approaches cover an
L-shaped portion of the channel length-width plane [12].
In this approach the MOSFET equations for the linear and saturation
regions are derived using first principles and are arranged to simplify the
fitting procedure. The following effects are considered: narrow and short
channel effects, channel mobility degradation, velocity saturation, body effect,
and channel length modulation. At the transition from the linear to the
saturation region at a constant gate voltage, the drain current and its first
derivative with respect to the drain voltage are continuous.
2.3.6.1.2 List of Frequently Used Symbols
I
VD, UD
VG, UG
= Drain current
= Drain-source voltage (intrinsic, extrinsic)
= Gate-source voltage (intrinsic, extrinsic)
= Channel-source voltage
= Body-source voltage
iThis section was prepared by M. G. Buehler and B. T. Moore.
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VT
VX
KP
6
n
g
Y
X
R
"E
(9
L, L, LE
W, W, WE
Qg, Qc, Qb
Qbo, Qbs, Qbn
X
q
ca, go
N
_, _o
v c
Ey, E c
Ex
Co
KS
¢
= Threshold voltage
= PHI = Twice the body Fermi potential
= PSI = Threshold voltage less the body effect terms
= VDsat = Drain-source voltage at saturation
= MoCo = Intrinsic channel conduction factor
= BETA = Channel conduction factor
= DELTA = Secondary body effect factor
= ETA = Drain-field mobility degradation factor
= EPSILON = Velocity saturation/gate-field mobility
degradation factor
= GAMMA = Body effect factor
= LAMBDA = Channel length modulation factor
= Series resistance
= TAU = Theta/series resistance factor
= THETA = Gate-field mobility degradation factor
= Channel length (as-drawn, delta, effective)
= Channel width (as-drawn, delta, effective)
= Charge density (gate, channel, body)
= Body charge (uncorrected, short channel, narrow
channel)
= Depletion width
= Electronic charge
= Dielectric constant (silicon, oxide)
= Body dopant density
= Channel carrier mobility (total, zero-field)
= Channel carrier drift velocity
= Transverse electric field (channel, critical)
= Channel normal electric field
= Gate-oxide capacitance per unit area
= Theta coefficient
= VD-dependent fitting factor
2.3.6.2 Equation Summary. The equations used in this analysis are given
below. For the MOSFET operating in its active region where the gate-source
voltage, VG, is greater than the threshold voltage, VT, the drain current, I, in
the linear region (VD ! VX and VG > VT) is
I = _(VE - aVD/2)VD/(I + eVF + _VD)
where VE = VG - VT, VF = VG - _ and a = I + 6. In the saturation region
(VD > VX and VG > VT), the drain current is
(1)
I = _(VE - aVX/2)VX/[I + @VF + gVX - X(VD - VX)] (2)
where the crossover drain source voltage, VX, sometimes expressed as VDsat, is
VX = (2VE/(ac))/[l + (i + 2dgVE/(abc2)) I/2] (3)
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where b = i + eVF, c = 1 + eVEl(2ab), and d = i - el(2c).
The fitting parameter _ that appears in Eq. (i) is given by:
= n(t - 2vc + v_2) + c(2 - v_)vC + (_ - e/2)(l - v_)vC (4)
where V_ = VD/VX. Imbedded in the above equations are six known parameters: I,
i
the drain current; VG, the gate-source voltage; VD, the drain-source voltage; VB,
the body-source voltage; L, the as-drawn channel length; and W, the as-drawn channel
width.
The seven unknown parameters and their dependence on VB, L, and W are
given below. The conductance factor, B, is
B = KP-WE/LE = KP(W - AW)/(L - AL) (5)
where KP = PoCo (Po is the zero-field channel mobility and Co is the gate-oxide
capacitance per unit area), LE = L - AL is the effective channel length, and
WE = W - AW is the effective channel width. The threshold voltage, VT, is
VT = _ + y(_ - VB) I/2 - KLG(_ - VB)/LE + KWG(_ - VB)/WE (6)
where _ = PSI is a potential due to the gate-silicon work function, oxide
charge, and oxide-silicon interface charge, _ = PHI is twice the body or bulk
Fermi potential_ and y = GAMMA is the primary body effect term. The secondary
body effect term is DELTA:
6 = DO/(_ - VB) I/2 - KLD/LE + KWD/WE. (7)
The series resistance and gate-field mobility degradation term is TAU:
= e + KLT/LE = e + 2_R. (8)
where e is the gate-field mobility degradation coefficient. The series
resistance term is:
R = KLT/(2KP-WE) (9a)
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and the series resistance coefficient is:
RW= KLT/(2KP). (9b)
The drain-field mobility degradation term is ETA:
= HO+ KLH/LE. (i0)
The velocity saturation and gate-field mobility degradation term is EPSILON:
¢ = -EO + KLE/LE. (ii)
where EO = e/2. The channel length modulation term is LAMBDA:
= LO + KLL/LE - KWL/WE. (12)
In the above expressions the geometrical coefficients are denoted in general as
Kij, where i denotes a length- or width-dependent coefficient and j specifies the
associated parameter. In the above equations, the offset-term is denoted as DO,
e, HO, EO, and LO, which gives the value for the individual transistor parameter
for large transistor geometries.
In the short and narrow channel limit, the above equations reduce to
their classical forms. These expressions have been carefully formulated so that
for a long channel device (LE + _) and for e = 0 (which leads to ¢ = 0), the
drain voltage at the onset of saturation is
VX = VE/a (13)
and the drain current in saturation is
I = _vEZ/(2a) (14)
which is the square law behavior expected for a long channel MOSFET. For a
short channel device (LE ÷ 0, which leads to ¢ = m) and for e = O, the drain
voltage at the onset of saturation is
VX = (2VE/(a¢))I/2 (15)
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and the drain current in saturation is
I : _VE/_ (16)
which is the linear law behavior expected for a short channel MOSFET[13]. Note
that _ varies between 0 and m. For e = 0 the value of _ indicates the degree
that the transistor curves are dominated by channel carrier velocity saturation.
2.3.6.3 Theory. In this section the basic relationships are derived that
were used to formulate the equation set given in the previous section. The
following equations were derived for an n-channel MOSFET and are based on the
assumption that the channel charge follows the gradual channel approximation and
that junction leakage currents are negligible.
2.3.6.3.1 Channel Charge. An expression for the channel charge density, Qc,
was derived as follows for an n-channel MOSFET. From Gauss' law, the positive
charge density (coulombs/area) on the gate, Qg, is equated to Qc, the negative
channel charge density, and the negative bulk silicon charge density, Qb:
Qg = -(Qc + Qb)" (17)
From the gradual channel approximation, the positive gate charge density at a
distance y from the source (see Figure 2.3.6-1) due to charge on the gate is:
Qg = Co(VG - _ - Vy) (18)
where CO is the gate capacitance per unit area and Vy is the channel potential
at a distance y from the source. Note that both VG and Vy are referenced to the
source and are positive for the n-channel MOSFET. The PSI = _ = _ + Vfb + Vio n -
VNo t + VNit, where _ = PHI is twice the body Fermi potential, Vfb is the flat-
band potential that includes the gate-silicon work function and the as-fabricated
oxide and interface charge, Vio n is a potential due to body-enhancing ion-
implanted dopants assumed to be a delta function of dopant at the oxide-silicon
interface, VNo t is a potential due to induced positive oxide charge [14], and
VNi t is a potential due to induced negative interface charge [14].
The body charge in coulombs in the absence of short or narrow channel
effects is
Qbo = -qN'LE'WE*X (19)
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where q is the electronic charge, N is the dopant density (cm-3) in the
silicon, and X is the width of the depletion region beneath the channel.
From the solution to Poisson's equation for a uniformly doped
one-sided n+p step junction, the width of the depletion region is:
X = [(2gs/qN)(Vy + _ - VB)]1/2 (20)
where cs is the silicon dielectric constant. Note that X(Vy = O) = X s and
X(Vy = VD) = Xd.
Using the approximation (i + x) I/2 = I + x/2 with x = Vy/(_ - VB),
!
the Qbo term is simplified for Vy << (_ - VB):
Qbo = -LE-WE(2c qN)ll2[(_ - VB) I/2 + V I(2(_ - VB)I/2)].
s y
(21)
The amount of bulk charge lost beneath the gate due to charge-stealing
by the source and drain (see Figure 2.3.6-2) gives rise to the short channel
effect, in which the threshold voltage is observed to decrease as the channel
length decreases. An expression for the bulk charge lost due to the short
channel effect [15] is:
Qbs = -(qN'WE/2)(YsXs + YdXd ) (22)
where, as seen in Figure 2.3.6-2, the charge lost to the source and drain are
approximated by triangles whose base is given by Ys at the source and Yd at the
drain. From Yau [16] and Figure 2.3.6-2, the Ys or Yd is
Y'I = X" I(l + 2X'/X')I/2 - i]j i 3 (23)
where Xj is the source or drain junction depth. For 2Xi/X j << I, Yi = Xi
Qbs = -(qN'WE/2)(X2 + X ).
s
(24)
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This equation was evaluated by substituting Eq. (20) for Xs and Xd. Then 2Vy
was substituted for VD, which is justified on the basis that in a subsequent
step the charge will be integrated along the channel from source to drain. That
is, I_ 2Vy-dVy = I_ VD-dVy so that:
Qbs -2c WE(V + # - VB) (25)
s y
The amount of bulk charge added beneath the gate due to the depletion
regions formed on either side of the channel gives rise to the narrow channel
effect, in which the threshold voltage is observed to increase as the channel
width decreases. An expression for the bulk charge added due to the narrow
channel effect [13] is:
t
Qbn = -qN" LE_X 2 /2 (26)
where the side-wall charge was assumed to be a quarter circle, as seen in Fig-
ure 2.3.6-3(a). As discussed elsewhere [17], other geometries such as triangles
and square regions also have an X 2 dependence. The devices used in this study
were fabricated with an isoplanar process, and a more realistic cross section
is shown _n Figure 2.3.6-3(b). For this geometry Silburt et al. [2] also indicate
that an X- dependence is appropriate. After substituting for X, the Qbn is:
Qbn = -VCsLE(Vy + # - VB) (27)
The total bulk charge density in coulombs/cm 2 is:
I !
Qb = (Qbo - Qbs + Ql_n)/(LE'WE)" (28)
Equations (17), (18), (19), (25), (27) and (28) were combined to give the
following expression for the channel charge density:
Qc = -Co(VE - aVy) (29)
where VE = VG - VT, a = 1 + 6, and
VT = _ + y(_ - VB) I/2 - o(_ - VB) + y(_ - VB) (30a)
6 = y/(2(# - VB) I/2) - a + (30b)
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y = (I/Co)(2gsqN)i/2 (30c)
= 2gs/(CoLE) (30d)
= _Cs/(CoWE). (30e)
Notice that the threshold voltage does not contain a VD term. This approach was
taken to simplify the parameter extraction process.
2.3.6.3.2 Drain Current. The application of Ohm's law to the channel current
leads to an expression for the drain current. Ohm's law for an n-MOSFET is
Jy = qnpEy
!
where n = IQcl/(LE-WE-Xc) = IQcl/Xc where Xc is the effective channel
thickness. The current density Jy = Ic/(WE-Xc) so that the channel
current is
(31)
Ic : pWE I Qc IEy • (32)
By substituting Ey = -dVy/dy and letting Ic = -I, the drain current is:
I = pWElQc]dVyldy. (33)
The channel mobility is given approximately [3, 18] by:
= pol(1 + KeEx + IEyllEc) (34)
where Po is the zero-field channel mobility, Ex and E are the electricY
fields in the channel in the x- and y-directions , respectively, and Ec is a
critical field parameter associated with carrier velocity saturation. The Ex
field is related to Qg by
toE x = Qg. (35)
The solution for the drain current follows by integrating the above three
equations or
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_0LE fVDIdy = (PoWEIQc I - KeQgI'LE/(_oVD) - I/E )dVc y
dO
(36)
where the approximation dVy/dy = VD/LE was used [3].
After the integration and using Eqs. (18) and (29)
I = (PoCoWE/LE)(VE - aVD/2)VD - (KeCo/¢o)(VF.- VD/2)I - (1/(EcLE))I-VD
(37)
After rearranging terms, the expression for the drain current in the linear
region is:
I = B(VE - aVD/2)VD/(I + eVF + _VD) (38)
where
= PoCoWE/LE (39a)
O = KOCo/C o (39b)
= - 0/2 + (I/Ec)/LE (39c)
Equation (38) has been carefully arranged so that the VG- and
VD-dependent terms appear explicitly and are not imbedded in any of the
coefficients. That is, VG and VD do not appear in VT, &, or e. As will be
shown later, _ has a complicated dependence on VD in the linear region; thus
= _(VD). In the saturation region where VD > VX, _ = c. This formulation for
Eq. (38) allows a precise curve fit for a given VB, W, and L. Once the
transistor curves are fitted, the VB- and geometry-related coefficients are
determined using the global fitting procedure. In Eq. (38), e represents the
VG-dependent mobility degradation and _ the VD-dependent mobility degradation.
Thus e represents the mobility degradation due to Ex at the source, where Ex is
a maximum. As the carriers travel toward the drain, the Ex field is reduced due
to VD. This effect and the mobility degradation due to Ey are accounted for by
given in Eq. (39c).
2.3.6.3.3 Velocity Saturation. The expression J = PcVc describes the
relationship between the channel current density, J (A/cm2), the channel volume
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charge density, Pc (c°ul°mb/cm3)' and the critical limiting velocity, vc (cm/s),
for the channel carriers.
Before the channel carrier velocity saturates, the velocity is given
by v = pEy, where the channel mobility is given by Eq. (34). The velocity is
plotted in Figure 2.3.6-4, where it is seen that for Ey >> Ec and for Ke = 0, vc =
PoEc. As the channel carriers travel from the source to the drain, their
velocity increases due to the increase in the lateral electric field, E An
expression for Ey and its dependenceon the channel potential, Vy, can [e found
by combining Eqs. (29) and (32):
Ey = I/(pWE-Co(VE - aVy)) (40)
Equations (29) and (40) illustrate that as aVy approaches VE, Qc becomes zero and
Ey becomes infinitely large. But before this-happens, Ey far exceeds Ec and the
velocity of the channel carriers saturate.
When channel carriers first reach velocity saturation at the drain,
the drain voltage is denoted VX. This voltage is traditionally known as VDsat.
.At this condition the drain current, derived from the convection current density,
J = PcVc, is:
I = vcWEIQc(VX) I (41)
where, from Eq. (29), IQc(VX)I = Co(VE - aVX) and vc = PoEc •
An expression for the onset of saturation was obtained by equating
the above equation to the linear region drain current, Eq. (38), evaluated at
VD = VX where _ = _:
(PoCoWE/LE)(VE - aVX/2)VX/(I + eVF + gVX) = _oEc WE'Co(VE - aVX). (42)
This expression differs from Hanafi's Eq. (30), where he used vc = pE c. The
slight change from p to Po in the vc expression leads to a different VX
expression and complicates the linear-saturation region slope matching, a subject
not explicitly discussed by Hanafi. Note that ¢ is introduced for the first
time in Eq. (42). It denotes the value for _ when VD = UDsat = VX. The evaluation
of Eq. (39c) at _(VX) = ¢ yields:
EcLE = i/(¢ + e/2). (43)
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The combination of the above equations leads to an important
analysis, termed the saturation equation:
(VE - aVX/2)VX/(1 + 8VF + _VX) = (VE - aVX)/(e + e/2). (44)
This equation will be used to derive the expression for VX and to aid in the
matching of the drain current slopes between the linear and saturation regions.
2.3.6.3.4 VDsat = VX Derivation. The above equation is used to define the
onset of the saturation region. The solution for VX requires the solution to
the following equation that is quadratic in VX, that is,
VE(1/VX) 2 - ac(1/VX) - ade/(2b) = O. (45)
where a = 1 + 6, b = 1 + eVF, c = i + eVE/(2ab), and d = 1 - e/(2c). The solution
to this equation is:
VX = (2VE/(ac))l[1 + (i + 2dCVE/(abc2)) I/2] (46)
where the plus sign was chosen for the sign of the square root term. The
general form of this expression is close to the VDsat presented by Silburt et
al. [2] in their Eq. (2).
2.3.6.3.5 Saturation Region Expression. In order to ensure continuity of the
drain current between the linear and saturation regions, the expression for the
saturation region current is equated to the linear region expression at VD = VX
[3], and for VD > VX, a _ term is added to account for the slope of the drain
current in the saturation region. For VD > VX and VG > VT, the drain current in
the saturation region is:
I = B(VE - aVX/2)VX/[1 + OVF + _:VX - ).(VD - VX)] (47)
where k is traditionally known as the channel length modulation factor. In this
treatment _ is interpreted as the length of the region extending from the drain
toward the source where the carriers are velocity-saturated. Various expressions
for _ can be found in the literature. As discussed by Silburt et al. [2], the
term can be located in the numerator of the saturation current expression.
For the transistors analyzed in this study, the simple form for the % expression
as incorporated in Eq. (47) was found to be adequate.
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2.3.6.3.6 Linear-Saturation Region Transition. To aid the stability of the
network solving code (e.g., SPICE [i]), the slopes of the drain current curves
were matched at the transition between the linear and saturation regions. Before
taking the derivatives, the linear current from Eq. (38) is written as:
I = _(VE - aVD/2)VD/(1 + eVF + p_) (48)
where _ = _VD, p_(VX) = eVX, and _ = _(VD):
dl/dVDIv X = B(VE - aVX)/(I + 8VF + sVX)
- B(dp_/dVDIvx)(VE - aVX/2)VX/(I + 8VF + sVX)
(49)
The evaluation of the saturation-region drain current, Eq. (47), at VX is
dI/dVDIv X = XB(VE - aVX/2)VX/(1 + eVF + eVX) 2 (50)
After equating the above two equations and substituting into Eq. (44), the
result is:
dp_/dVD[v X = c - X + e/2. (5[)
2.3.6.3.7 Linear Region p_ Analysis. The parameter W_ was introduced in the
linear current expression to account for the degradation in carrier mobility due
to the lateral electric field. The evaluation of W_ involves evaluating four
boundary conditions in the linear current region at VD = 0 and VD = VX. They
are :
1. _(0) = 0. (52a)
2. dp_/dVD[vD+ 0 = N. (52b)
3. p_(VX) = gVX. (52c)
4. dp_/dVD]vD_VX = _ - X + 0/2 . (52d)
Note that n is introduced in Eq. (52b) and it denotes the slope of the
p_ versus VD curve at VD + 0.
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A polynomial, of the form _ = a + bVD+ cVD2 + dVD3, was used to
accommodatethe above four conditionsN The result can be expressed simply as
_ = _VD, where
2
= n(l - 2Vr_ + Vr)_ + c(2 - Vr)V_% + (k - 0/2)(1 - V_)V_ (53)
where V_ = VDIVX. As will be seen, _ is used to compensate for the difference
in the _'s in the linear and saturation regions.
2.3.6.4 Solution Sequence. The solution sequence was designed to reduce the
number of parameters and retain optimum fitting integrity. This approach
involves the evaluation of a set of transistors with different geometries. For
example, if W and L are the minimum transistor channel width and length,
respectively, then a suitable set of four transistors might have the following
geometries: (W, L), (iW, L), (iW, jL), and (W, jL), where i and j are adjusted
to sample the transistor sizes of interest. In general terms the solution
sequence involves solving first for the "individual" transistor parameters and
then solving for the "global" transistor parameters that account for the
geometrical and VB variation in the individual transistor parameters. The
individual and global parameters are listed in Table 2.3.6-1. The solution
sequence is described in Table 2.3.6-2, where the subroutines BETA, TAU,
THRESHOLD, LIN#1, SAT#l, SAT#2, and LIN#2 are used to derive the individual
transistor parameters. It is noted in passing that certain global transistor
parameters, namely LE, WE, KP, KLT, KWT, O, and _, are required to evaluate
the individual transistor parameters.
2.3.6.4.1 Individual Transistor Parameters. The solution for the individual
transistor parameters is complicated by having to sort the transistor data
between the subthreshold, linear, and saturation regions. As seen in
Table 2.3.6-2, this difficulty is managed by solving the fitting algorithm a
number of times. For the first few passes less than N1, the data is sorted
between the linear and saturation regions using an abbreviated version of VDsat;
that is, VE/a. For subsequent passes, the data is sorted using VDsat = VX given
by Eq. (46). The convergence of the algorithm depends on the spacing between
the data in the data set. A convergence criteria or the number of passes through
the algorithm can be specified. In this effort N 1 = 3 and N 2 = 5. To reiterate,
the number of passes through the algorithm can only be specified with a limited
accuracy, for any change in the boundary between the regions alters the data set
and hence the values of the parameters.
2.3.6.4.1.1 LIN#1 Subroutine. This subroutine is used to determine VT, _,
and _ from the solution to the extrinsic drain current in the linear region.
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As seen in Figure 2.3.6-5, the extrinsic voltages, UGand UD, are related to the
intrinsic voltages, VGand VD, or:
UG= VG+ IR (54)
UD= VD+ 21R (55)
The derivation of the extrinsic drain current in the linear region follows from
the combination of Eqs. (38) and (55):
UD/I = 2R + (I + eVF + _VD)/_(VE - aVD/2) (56)
This can be reduced to
I/UD = _(VE - aVD/2)/[(I - 2_RVT- e_)
+ (e + 2_R)VG+ (_ - _R6 - _R)VD] (57)
By substituting the expression for _, Eq. (53), and defining
= I - 2BRVT - e_ (58a)
=i = -2n + 2_ + X - e/2 (58b)
_2 = n - e - k + e/2 (58c)
= e + 2BR (58d)
P = n - BR6 - BR (58e)
the following equation results:
IIUD = [BI&I(VG - VD/2) - [BVT/_]I - [B6/=]VD/2
- [xI_II-VG/UD - [PI_II.VDIUD - [_I/=II'VD2/(UD'VX)
- [_2/=]I.VD3/(UD-VX2). (59)
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The coefficients for this linear equation are identified by the bracket terms.
The coefficients are: CI = _/_, C2 = -BVT/=, C3 = -_6/_, C4 = -_/=, C5 = _p/m,
C6 = -_i/=, and C7 = -_x2/=. From these coefficients, the following individual
transistor parameters are determined: VT= -C2/CI, 6 = -C3/CI, and _ = -_xC4.
Also, the linear region _ is determined from 5 = =CI in order to compare its
value with the saturation region _. Notice that VT and 6 are determined
without a knowledge of _, but the calculation of • and _ requires = (see Eq.
(58a)). The parameters involved in = will be determined subsequently (see
Eqs. (69) and (70)). The fitting procedure uses the least-squares method with
a Gauss-Jordan matrix inversion routine [I0].
2.3.6.4.1.2 SAT#1 Subroutine. This subroutine is used to determine _, e, and
from the intrinsic saturation drain current, Eq. (47). The _(VB = 0) values
are used to determine the _W and AL values; these values are used subsequently
to determine certain global transistor parameters. The equation is:
I(i + eVF) = [8](VE - aVX/2)VX - [c]I-VX + [X](VD - VX)I. (6O)
This equation must be solved in concert with the VX expression given by
Eq. (46), which requires an iterative solution based on the parameter g.
2.3.6.4.1.3 SAT#2 Subroutine. This subroutine is used to reevaluate c values
for VB < 0 drain curves using the intrinsic saturation drain current, Eq. (47).
In this solution _(VB < 0) values are equated to 8(VB = 0) values as determined
from SAT#1, This adjustment in _(VB < 0) values is compensated for by adjusting
e(VB < 0) values. The equation is
I(l + eVF - X(VD-VX)) - B(VE - aVX/2)VX = -[s]VX-I. (61)
This equation must be solved along with VX, Eq. (46), which requires an
iterative solution based on _.
2.3.6.4.1.4 LIN#2 Subroutine. This subroutine is used to determine D using the
intrinsic drain current Eq. (38). In this solution _ values are equated to
B(VB = 0) values determined in SA_#l. This adjustment in the B values is
compensated for in the D value. The combination of Eqs. (38) and (53) leads to:
(I/VD)(I + eVF) - _(VE - aVD/2) + e(2 - V_)V_I
+ (_ - e/Z)(1 - V¢)V_I = - [hi(1 - 2v_ + V_)I (62)
where V_ = UD/UX.
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2.3.6.4.2 Global Transistor Parameters. The global transistor parameters are a
set of 19 parameters determined from the seven individual transistor parameters
measured on a number of transistors with different L and W geometries. The
algebraic form for the global transistor equations follows from the theoretical
equations derived in Section 2.3.6.3. The global parameters contain the W, L,
and VB dependence of the individual transistor parameters. As shown below,
three additional parameters are derived from the global transistor parameters.
These are VT0, R, and RW.
2.3.6.4.2.1 BETA Subroutine. This subroutine is used to determine KP, LE, and
WE from Eq. (5) given W, L, and _. The linearization of Eq. (5) leads to
_L = [KP]W - [KP-&W]I + [AL]_ (63)
where the coefficients are C1 = KP, C2 = -KP-&W, and C3 = &L, so the parameters
are KP = CI, AW = C2/CI, and AL = C3. From these coefficients one can derive
the effective channel length LE = L - &L and the effective channel width WE = W
- &W.
2.3.6.4.2.2 THRESHOLD Subroutine. This subroutine is used to determine _,
y, KLG, and KWG. The equation is derived by combining Eqs. (30a), (30d) and
(30e); that is,
VT = [_]I + [y](_ - VB) I/2 - [KLG](_ - VB)ILE + [KWG](_ - VB)/WE (64)
where KLG = 2gs/C o and KWG = _gs/Co. In this solution the value for _ is
taken as 0.6 volts. The choice for _ does not influence the VB _ 0 curve
fitting and was found to have a negligible influence on the VB = 0 curve
fitting. It is customary [19] to calculate the zero-bias (VB = 0) threshold
voltage for large geometry transistors from:
VTO = _ + y(_)i/2 (65)
2.3.6.4.2.3 DELTA Subroutine. This subroutine is used to determine DO, KLD,
and KWD. The equation follows from the combination of Eqs. (30b), (30d), and
(30e), or:
6 = [DO]I(_ - VB) I/2- [KLD]ILE + [KWD]/WE (66)
where DO = y/2, KLD = 2_s/C o and KWD = _$s/Co. Notice that KLD = KLG and KWD =
KWG. In order to give the curve-fitting routine more degrees of freedom, we
decided not to equate these coefficients.
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2.3.6.4.2.4 TAU Subroutine. This subroutine is used to evaluate KLT, O, and
R. The form for • follows from Eq. (58d), which requires an evaluation of
2_R. The series resistance is expressed as:
R = RsLe/WE (67)
where R s is the sheet resistance of the source or drain and Le is the effective
length of the series resistor. The combination of the above equation with the
from Eq. (5) leads to:
2_R = 2KP*RsLe/LE. (68)
Substituting this expression for 2BR into Eq. (58d) leads to:
= [0]i + [KLT]/LE (69)
where
KLT = 2KP,RsL e (70)
From the combination of Eqs. (67) and (70), the series resistance is
R = KLT/(2KP-WE) (71a)
and the series resistance coefficient is
RW = KLT/(2KP) (71b)
2.3.6.4.2.5 ETA Subroutine. This subroutine is used to evaluate HO and KLH.
The form for n follows from the _ expression, Eq. (39c), or:
n = [HO]I + [KLH]/LE. (72)
From Eq. (39c), the sign for HO should be negative, but in practice the sign is
positive.
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2.3.6.4.2.6 EPSILON Subroutine. This subroutine is used to evaluate EO and
KLE. Recall that _(VX) = c, so the form for E follows from the _ equation,
Eq. (39c), or
g = -[EO]I + [KLE]/LE (73)
where EO = e/2 and KLE = I/E c.
2.3.6.4.2.7 LAMBDA Subroutine. This subroutine is used to evaluate LO, KLL,
and KWL. The form for X is taken as:
= [LO]I + [KLL]/LE - [KWL]/WE. (74)
2.3.6.4.3 Parameter Relationships. The geometrical dependence for the seven
individual transistor parameters was derived in some cases from the theoretical
analysis but in all cases was taken to have a linear dependence on 1/WE and
I/LE. Such a dependence is satisfactory for small variations in LE and WE. For
large variations in LE and WE, the geometrical dependence may have to be altered.
For instance, in CASMOS [6], the eta parameter was found to have a I/LE 2
dependence and the lambda parameter was found to have a truncated geometry
dependence. To accommodate more complex geometrical dependences, higher order
terms could be included in the above global parameter expressions.
From the theory and fitting equations, certain relationships are
expected among the parameters; that is, DO = y/2, KLD = KLG, and KWD = KWG.
One is tempted to reduce the number of coefficients by using the above
equalities. But the above coefficients were retained to allow more flexibility
in the analysis. As shown in the following results, the equalities KLD = KLG
and KWD = KWG do not hold. This is to be expected since these coefficients
represent the first two terms in the series expansion of the term that accounts
for the body effect.
2.3.6.5 Results. The experimental results presented here were taken from a
number of 1.2-_m and 3-_m CMOS transistors. First we will discuss results
from 1.2-_m n-channel transistors with geometries indicated in Figure 2.3.6-6.
The data for each transistor consists of a set of drain currents measured for VD
= 0.05, 0.2, 0.6, 1.0, 2.0, 3.0, 4.0 and 5.0 volts, and VG = 0.5 to 5.0 volts in
0.5-volt increments with [VB[ = 0 and 2.5 volts. A BASIC program, JMOSFIT,
was written which performs the multiple-parameter least-squares fitting. The
program runs on a VAX 11/780 computer. For the above data set, the analysis
requires less than i minute of CPU time to run a precompiled program.
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2.3.6.5.1 1.2-pm n-MOSFET Individual Transistor Fit Analysis. Intermediate
results from the fitting of four 1.2-pm n-channel transistors are listed in
Table 2.3.6-3. These results represent the output from the four subroutines
LIN#I, SAT#l, SAT#2, and LIN#2. By examining the results in Table 2.3.6-3, one
can visualize the working of each subroutine by observing the input (GIVEN)
parameters and output (FIND) parameters. The results from the four fitting
subroutines are listed in Table 2.3.6-3.
The transistors are arranged in a geometrical order such that the
first three transistors are expected to have increasing threshold voltages
according to classical short and narrow channel effects. Referring to Figure
2.3.6-6, the threshold voltage of transistor #l is degraded due to short channel
effects, the threshold voltage of transistor #2 is a reference value for a
"large" channel device, the threshold voltage of transistor #3 is enhanced by
narrow channel effects, and the threshold voltage of transistor #4 results from
geometry fighting of narrow and short channel effects. As discussed in Section
2.3.6.5.4, the threshold voltage may not follow the expectation of the classical
short and narrow channel effects.
A summary of the individual transistor fitting results is shown at
the top of Table 2.3.6-4. These parameters were used to compute the drain
curves shown in Figures 2.3.6-7 and 2.3.6-8. The computed points were compared
with the original experimental data points and a correlation coefficient (cc)
[i0] computed. As seen in Table 2.3.6-4, the correlation coefficient is better
than three nines for all curves and is four nines in two cases.
2.3.6.5.2 1.2-pm n-MOSFET Global Transistor Parameters. The global
transistor parameters are listed in the middle of Table 2.3.6-4. These values
were obtained from a least-squares fit of the equations given in Section
2.3.6.4.2 using the individual transistor parameters given at the top of the
table. These parameters will be discussed in Section 2.3.6.5.4.
2.3.6.5.3 1.2-pm n-MOSFET Global Transistor Fit Analysis. The analysis is
shown at the bottom of Table 2.3.6-4. From the values shown in this table, one
can verify that the analysis method has been implemented correctly. For
example, the BETA values for VB < 0 are equal to _(VB = 0). By comparing
the global transistor parameters at the bottom of Table 2.3.6-4 with the
individual transistor parameters shown at the top of the table, one can assess
the magnitude of the discrepancies between the global and individual transistor
fits.
The global transistor parameters shown at the bottom of Table 2.3.6-4
were used to compute drain curves shown in Figures 2.3.6-9 and 2.3.6-10. The
computed points were compared with the original experimental data points and a
correlation coefficient computed. As seen in Table 2.3.6-4, the correlation
coefficient is better than two nines for all curves.
The global fits could be improved in several ways. The global
fitting equations could have a more complex geometry and VB dependence. Or the
region of the width-length plane sampled could be reduced so that the linear
Elobal fitting equations are adequate.
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2.3.6.5.4 Additional Results. Results from 1.2-pm p-channel MOSFETs are
listed in Table 2.3.6-5, from 3-pm n-channel MOSFETs in Table 2.3.6-6, and
from 3-pm p-channel MOSFETs in Table 2.3.6-7. The global fitting, as judged
by the correlation coefficient, is comparable in all cases. From the classical
theory presented in Section 2.3.6.3.1, VT is expected to decrease for shorter
transistors and to increase for narrower transistors. But, as seen in Table
2.3.6-5 for the 1.2-pm p-MOSFET, the threshold voltage for VB = 0 does not
follow the classical short and narrow channel predictions. For VB = 2.5 V, VT
does follow the classical predictions for the shorter devices, but for narrower
devices the VT variation remains nonclassical. This has resulted in the
negative sign for the KWG parameter listed in Table 2.3.6-5. This behavior has
been observed by others [20, 21] and is attributed to perturbations in the
electric fields due to nonuniform dopant densities in the bulk, doping of the
field channel stop, and the nature of the field-to-gate-oxide transition.
A summary of results from a number of transistors is listed in Tables
2.3.6-8 and 2.3.6-9. The strength of the variation of VT with geometry is given
by the KLG and the KWG parameters. For these transistors these parameters are
relatively small, which means that VT is not a strong function of geometry.
Recall from the theory that we purposely did not set KLG = KLD and KWG = KWD,
and, as seen in the tables, this was a prudent choice, for DELTA has a much
larger geometry dependence than VT.
From the analysis of DELTA in Eq. (66), it is expected that DO =
GAMMA/2 and, as seen in the tables, this trend is followed approximately. That
is, the DO values are within 33 percent of GAMMA/2.
The THETA values appear to be independent of dimensions of the
technology and depend only on the channel type. From Table 2.3.6-8, the value
of n-THETA is 0.037 ± 0.003 (l/V) for n-MOSFETs, and from Table 2.3.6-9,
p-THETA is 0.098 ± 0.001 (l/V) for p-MOSFETs. Similar values for n-MOSFETs
can be found in the literature [3, 5, 22]. Values for p-THETA were not found in
the literature and are perhaps reported here for the first time.
From Eq. (73), the saturated carrier velocity, critical electric-field
Ec is equal to 1/KLE. From the tables the KLE values appear to be independent
of the dimension of the technology and depend only on the channel type. From
Table 2.3.6-8, n-E c = 16,600 ± 1,800 V/cm, and from Table 2.3.6-9, p-E c = 57,300
± 8,400 V/cm. From the theory presented in Section 2.3.6.3.3, the E c should
correspond to Vc/2 (see Figure 2.3.6-4). But the above Ec values are within 90
percent of v c for the early data given in the literature [23]. However, the
n-E c values are in better agreement with more recent data [18]. The exact
interpretation of KLE remains under study; however, the observation that KLE is
independent of the dimensions of the technology and dependent on the channel
type stands.
The strength of some of the parameters can be judged by examining the
tables. For example, the LO-values are very small. It may be prudent to set LO
to zero and thereby reduce the number of parameters.
2.3.6.6 Conclusions. A simple MOSFET parameter extraction procedure was
developed. The fitting uses seven individual transistor parameters and 19
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global transistor parameters. The fitting of the individual transistor curves
was achieved with a correlation coefficient of better than three nines. Four
transistors were fitted that formed a rectangle in the channel width-length
plane• The global fitting of these transistors was achieved with a correlation
coefficient of better than two nines. A number of 1.2-_m and 3-_m CMOS
transistors were analyzed, and the gate-field mobility degradation factor THETA
was found to be 0.037 ± 0.003 (l/V) for n-MOSFETs and 0.098 ± 0.001 (l/V)
for p-MOSFETs. The saturated carrier velocity, critical electric field E c was
found to be 16,600 ± 1,800 V/cm for n-MOSFETs and 57,300 ± 8,400 V/cm for
p-MOSFETs.
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Figure 2.3.6-3. MOSFET narrow-channel effect where additional bulk charge
(cross-hatched regions) appears beneath the gate with: (a) the conventional
oxide process, and (b) the recessed oxide process
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FigLtre 2.3.6-4. Graphical representation of the channel carrier velocity
dependence on electric field
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GS'
Figure 2.3.6-5. MOSFET with source and drain series resistance. The intrinsic
voltages are VG and VD, and the extrinsic voltages are UG and UD.
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Figure 2.3.6-6. The transistor channel width-length plane where the relative
threshold voltage values expected from classical short and narrow channel
effects are indicated within the boxes for the four transistors used in the
1.2-_m parameter extraction
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drain current curves for VB = 0
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Table 2.3.6-1. Transistor Parameter Set
GIVEN
CHANNELLENGTH, L
CHANNEL WIDTH, W
INDIVIDUAL
BETA, B
THRESHOLD, VT
GLOBAL
KP, LE, WE
_, y, KLG, KWG
PHI, 0 DELTA, 6
ETA, n
TAU,
EPSILON,
LAMBDA, X
DO, KLD, KWD
HO, KLH
O, KLT
EO, KLE
LO, KLL, KWL
DERIVED
VTO
R
RW
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Table 2.3.6-2. Parameter Extraction Solution Sequence
I BEGIN I
INITIALIZE
PARAMETERS
UPDATE
PARAMETERS
dl
I BETA
TAU
THRESHOLD
VDsat = VXI W_at=V_a I J
LI N//I J
_yE$ NO
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Table 2.3.6-3. Intermediate Output of JMOSFIT for 1.2-pm n-MOSFET (CMOSINI)
FIT81.BAS JMOSFIT
LIN AND SAT REGION FIT TO TRANSISTOR DRAIN CURVES
ILIN = (B*(VE-A*VD/2)_VD)/(I+T*VF+H_VD)
ISAT = (B*(VE-A*VX/2)*VX)/(I+T*VF+E*VX-L*(VD-VX))
VX = (2*VE/A)/(I+SQR(I+2*E_VE/(A*(I+T_VF)))
VT = PSI+G_SQR(P5-V3)-KLG_(P5-VB)/LE+KNG*(P5-VB)/WE
A = I+D, VE = VG-VT, VF = VG-PSI
ENTER DATA FILE NAME OR RETURN FOR TEMP.TEM? CMOSINI.DAT
ENTER THE DATA STEP SIZE? I0
RK3:NT0953.203 CREATED: 15:34:51 II-JUN-83 BY CRUNCH VERSION
CMOS125 N CHANNEL TRANSISTOR INPUT CHARACTERISTICS (WAFER #9
N-CHANNEL TRANSISTOR INPUT CURVES OF i01 ELEMENTS EACH
PASS NO.= 5 PHI(V)= .6 PSI(V)= .100833
LIN#1 GIVEN RLANDTHETAL, FIND VTL, DELTAL, TAUL AND BETAL
K% L M VB BETA VT DELTA TAU
1 1.2 5.0 0.0 2.34E-04 0.692 -.116 0.116
2 2.5 5.0 0.0 1 07E-04 0.698 0.259 0.074
3 2.5 2.5 0.0 3 58E-05 0.744 0.308 0.056
4 1.2 2.5 0.0 7 99E-05 0.731 -.043 0. 089
5 1.2 5.0 -2.5 2 40E-04 1.419 -.249 0.134
6 2.5 5.0 -2.5 1 05E-04 1.494 0.037 0.078
7 2.5 2.5 -2.5 3 45E-05 1.588 0.079 0. 062
8 1.2 2.5 -2.5 7.98E-05 1.514 -.231 0.105
M. G. BUEHLER & B. T. MOORE (5-17-85)
6
L0C 5
THETA R DATA
0.036 127 38
0.036 127 36
0.036 376 35
0.036 376 38
0.036 127 32
0.036 127 29
0.036 376 28
0.036 376 30
/\/\/\/\/\/\/\/\/\lll\l\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\
SAT#1 GIVEN VTL, DELTAL, THETAL, & RL, FIND BETAS, EPSILONS, & LAMBDAS
K% L [4 VB BETA VT DELTA
1 1.2 5.0 0.0 2.64E-04 0.692 -.116
2 2.5 5.0 0.0 1.15E-04 0_698 0.259
3 2.5 2.5 0.0 3.89E-05 0.744 0.308
4 1.2 2.5 0.0 8.94E-05 0.731 -.043
5 1.2 5.0 -2.5 2.82E-04 1.419 -.249
6 2.5 5.0 -2.5 1.12E-04 1.494 0.037
7 2.5 2.5 -2.5 3.89E-05 1.588 0.079
8 1.2 2.5 -2.5 9.00E-05 1.514 -.231
EPSILON LAMBDA THETA
0.620 0.047 0.036
0.174 0 023 0.036
0.129 0 021 0.036
0.500 0 041 0.036
0.712 0 056 0.036
0.189 0 022 0.036
0.172 0 016 0.036
0.558 0.050 0.036
R DATA
127 36
127 38
376 39
376 36
127 34
127 37
376 30
376 28
I\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\
K% L W VB BETA VT DELTA EPSILON LAMBDA THETA R DATA
5 1.2 5.0 -2.5 2.64E-04 1.419 -.249 0.634 0.056 0.036 127 34
6 2.5 5.0 -2.5 1.15E-04 1.494 0.037 0.210 0.022 0.036 127 37
7 2.5 2.5 -2.5 3.89E-05 1.588 0.079 0.171 0.016 0.036 376 30
8 1.2 2.5 -2.5 8.94E-05 1.514 -.231 0.550 0.050 0.036 376 28
/\/\/\I\/\I\/\I\I\I\I\/\/\I\/\I\I\/\I\/\/\/\/\I\/\I\/\I\/\/\I\I\/\I\I\/\I\/\/\
LIN#2 GIVEN %_fL, BETAS0, DELTAL, EPSILONS0&SB, THETAL, & RL, FIND ETAL
K% L [4 VB BETA VT DELTA
1 1.2 5.0 0.0 2.64E-04 0.692 -.116
2 2.5 5.0 0.0 1.15E-04 0.698 0.259
3 2.5 2.5 0.0 3.89E-05 0.?44 0.308
4 1.2 2.5 0.0 8.94E-05 0.731 -.043
5 1.2 5.0 -2.5 2.64E-04 1.419 -.249
6 2.5 5.0 -2.5 1.15E-04 1.494 0.037
7 2.5 2.5 -2.5 3.89E-05 1.588 0.079
8 1.2 2.5 -2.5 8.94E-05 1.514 -.231
ETA EPSILON LAMBDA THETA R DATA
1.007 0.620 0.047 0.036 127 38
0.531 0.174 0.023 0.036 127 36
0.305 0.129 0.021 0.036 376 35
0.532 0.500 0.041 0.036 376 38
1.081 0.634 0.056 0.036 127 32
0.653 0.210 0.022 0.036 127 29
0.526 0.171 0.016 0.036 376 28
0.723 0.550 0.050 0.036 376 30
I\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\1\/\1\1\1\1\1\1\1\1\
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Table 2.3.6-4. Test Results for 1.2-_m n-MOSFET(CMOSINI)
INDIVIDUALXT FIT ANALYSIS
K%
I
2
3
4
5
6
7
8
L
1 2
2 5
2 5
1 2
1 2
2 5
2 5
1.2
W
5 0
5 0 0
2 5 0
2 5 0
5 0-2
5 0-2
2 5-2
2 5-2
VB BETA VT DELTA TAU ETAEPSILONLAMBDATHETA
0 0 2.64E-04 0.692 -.116 0.116 1.007 0.620 0.047 0.036
0 1.15E-04 0.698 0 259 0.074 0.531 0.174 0.023 0.036
0 3.89E-05 0.744 0 308 0.056 0.305 0.129 0.021 0.036
0 8.94E-05 0.731 - 043 0.089 0.532 0.500 0.041 0.036
5 2.64E-04 1.419 - 249 0.134 1.081 0.634 0.056 0.036
5 1.15E-04 1.494 0 037 0.078 0.653 0.210 0.022 0.036
5 3.89E-05 1.588 0 079 0.062 0.526 0.171 0.016 0.036
5 8.94E-05 1.514 - 231 0.105 0.723 0.550 0.050 0.036
R
127
127
376
376
127
127
376
376
CC
9994
9998
9999
9999
9993
9997
9997
9996
SUMMARYOFGLOBALTRANSISTORPARAMETERS.
BETA: KP(A/V^2) = .707611E-04
DELTAW(um) = 1.22189
DELTAL(um) = .180254
THRESHOLD:VT0(V) =
PSI(V) =
GAMMA(V^0.5)=
KLG(um) =
KWG(um) =
DELTA: D0(V^0.5) =
KLD(um) =
Kh_D(um) =
TAU: THETA(I/V) =
KLT(um/V) =
715458
100833
793478
431201E-01
617277E-01
31999
532337
146257
360062E-01
680515E-01
RW(0hm*um)= 480.854
ETA: H0(I/V)
KLH(um/V)
EPSILON: E0(I/V)
KLE(um/V)
LAMBDA: L0(I/V)
KLL(um/V)
KWL(um/V)GLOBALXT FIT ANALYSIS
= 243186
= 604351
= 14657
= 736832
= 28799E-02
= 520684E-01
= .997387E-02
K% L
i 1.2
2 2.5
3 2.5
4 1.2
5 1.2
6 2.5
7 2.5
8 1.2
5.0
5.0 0.0 1.15E-04 0.714 0.222 0
2.5 0.0 3 90E-05 0.733 0.298 0
2.5 0.0 8 87E-05 0.719 0.006 0
5.0 -2.5 2 62E-04 1.417 -.302 0
5.0 -2.5 1 15E-04 1.491 -.009 0
2.5-2.5 3 90E-05 1.590 0.067 0
2.5 -2.5 8 87E-05 1.517 -.226 0
VB BETA VT DELTA TAU ETAEPSILONLAMBDATHETA
0.0 2.62E-04 0.700 -.070 0 103 0.836 0.576 0.051 0.036
065 0.504 0.171 0.023 0.036
065 0.504 0.171 0.018 0.036
103 0.836 0.576 0.046 0.036
103 0.836 0.576 0.051 0.036
065 0.504 0.171 0.023 0.036
065 0.504 0.171 0.018 0.036
103 0.836 0.576 0.046 0.036
R CC
127 .9997
127 .9997
376 .9973
376 .9917
127 .9960
127 .9938
376 .9997
376 .9977
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Table 2.3.6-5.
ORIGINAL PAGE IS
OF POOR QUALITY
Test Results for 1.2-_ p-MOSFET (CM01P4S)
INDIVIDUAL XT FIT ANALYSIS
K% L I_ VB BETA VT DELTA TAU ETA EPSILON LAMBDA THETA
1 1.2 5.0 0.0 8.75E-05 1.120 0.078 0.136 0.658 0.164 0.109 0.097
2 2.5 5.0 0.0 3.44E-05 1.108 0.277 0.119 0.383 0.027 0.047 0.097
3 2.5 2.5 0.0 1.33E-05 1.067 0.345 0.096 0.329 0.009 0.044 0.097
4 1.2 2.5 0.0 2.97E-05 1.067 0.169 0.109 0.510 0.I17 0.098 0.097
5 1.2 5.0 -2.5 8.75E-05 1.659 -.083 0.137 0.894 0.206 0.127 0.097
6 2.5 5.0 -2.5 3.44E-05 1.760 0.104 0.103 0.818 0.087 0.045 0.09?
7 2.5 2.5 -2.5 1.33E-05 1.746 0.160 0.069 0.958 0.091 0.044 0.097
8 1.2 2.5 -2.5 2.97E-05 1.638 0.013 0.098 0.924 0.169 0.Iii 0.097
R CC
146 .9997
146 .9998
404 .9998
404 .999?
146 .9995
146 .9994
404 .9990
404 .9994
SUMMARY OF GLOBAL TRANSISTOR PARAMETERS.
BETA: KP(A/V^2) : .191164E-04
DELTA W(um) = 1.08108
DELTA L(um) = .337993
THRESHOLD: VT0(V) = 1.11823
PSI(V) = .548406
GAMMA(V^0.5) = .735643
DELTA :
TAU:
KLG(um) = .046075
KI4G(um) =-.181214E-01
D0(V^0.5) = .249434
KLD(um) = .239326
KI@D(um) = .194178
THETA(I/V) = .973776E-01
KLT(um/V) = .219421E-01
RW(0hm*um) = 573.908
ETA: H0 (l/V)
KLH(um/V)
EPSILON: E0(I/V)
KLE (um/V)
L.__M.BDA: L 0 ( ! IV )
KLL (um /V )
KI4L (umlV)
GLOBAL XT FIT ANALYSIS
K% L
1 1.2
2 2.5
3 2.5
4 1.2
5 1.2
6 2.5
7 2.5
8 1.2
= .539402
= .178574
= .197648E-01
= .158625
= .947916E-02
= .951203E-01
= .177217E-01
W VB BETA VT DELTA TAU ETA EPSILON LAMBDA THETA R
5.0 0.0 8.69E-05 1.083 0.094 0.123 0.747 0.164 0.115 0.097 146
5.0 0.0 3.47E-05 i.i_3 0.261 0.108 0.622 0.054 0.049 0.097 146
2.5 0.0 1.25E-05 1.098 0.348 0.108 0.622 0.054 0.041 0.09_ 404
2.5 0.0 3.15E-05 1.078 0.181 0.123 0.747 0.164 0.107 0.097 404
5.0 -2.5 8.69E-05 1.664 -.086 0.123 0.747 0.164 0.115 0.097 146
5.0 -2.5 3.47E-05 1.763 0.081 0.108 0.622 0.054 0.049 0.097 146
2.5 -2.5 1.25E-05 1.738 0.168 0.108 0.622 0.054 0.041 0.097 404
2.5 -2.5 3.15E-05 1.638 0.001 0.123 0.747 0.164 0.107 0.097 404
CC
9994
9990
9821
9995
9983
9941
9994
9943
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Table 2.3.6-6. Test Results for 3-_mn-MOSFET(RADN.DAT)
INDIVIDUALXT FIT ANALYSIS
K% L W VB BETA VT DELTA TAU ETAEPSILONLAMBDATHETA R
3 0
9 0
9 0
3 0
3 0
9 0
9 0
3 0
9.0 0.0 1.70E-04 0 651 0 273 0 061 0.525 0.172 0.035 0.038
9.0 0.0 4.91E-05 0 661 0 452 0 047 0.255 0.000 0.013 0.038
4.5 0.0 2.03E-05 0 671 0 482 0 038 0.175 -.008 0.014 0.038
4.5 0.0 6.94E-05 0 675 0 295 0 047 0.338 0.147 0.032 0.038
9.0 -2.5 1.70E-04 1 417 0 018 0 055 0.625 0.214 0.038 0.038
9.0 -2.5 4.91E-05 1 488 0 174 0 041 0.398 0.046 0.013 0.038
4.5 -2.5 2.03E-05 1 520 0.199 0 030 0.405 0.046 0.012 0.038
4.5 -2.5 6.94E-05 1.486 0.033 0.043 0.518 0.199 0.035 0.038
47
47
114
114
47
47
114
114
CC
9998
9999
9999
9999
9996
9998
9997
9997
SUMMARYOFGLOBALTRANSISTORPARAMETERS.
BETA: KP(A/V^2) = .543281E-04
DELTAW(um) = 1.36203
DELTAL(um) ,= .556277
THRESHOLD:VT0(V) =
PSI(V) =
GAMMA(V^0.5)=
KLG(um) =
KWG(um) =
DELTA: D0(V^0.5) =
KLD(um) =
KWD(um) =
TAU: THETA(I/V) =
KLT(um/V) =
661496
324927E-01
812039
567158E-01
889447E-01
382444
574019
157049
381296E-01
390104E-01
RW(0hm*um)= 359.026
ETA: H0(I/V) = .229779
KLH(um/V) = .663555
EPSILON: E0(I/V) = .450726E-01
KLE(um/V) = .557218
LAMBDA: L0(I/V) = .577087E-02
KLL(um/V) = .074795
KWL(um/V) = .743894E-02
GLOBALXT FIT ANALYSIS
K% L W VB BETA VT DELTA TAU ETAEPSILONLAMBDATHETA
i 3.0 9.0 0.0 1.70E-04 0.655 0.279 0.054 0.501 0.183 0.035 0.038
2 9.0 9.0 0.0 4.91E-05 0.664 0,446 0.043 0.308 0.021 0.014 0.038
3 9.0 4.5 0.0 2.02E-05 0.674 0.476 0.043 0.308 0.021 0.012 0.038
4 3.0 4.5 0.0 6.98E-05 0.665 0.309 0.054 0.501 0.183 0.034 0.038
5 3.0 9.0 -2.5 1.70E-04 1.426 0.003 0.054 0.501 0.183 0.035 0.038
6 9.0 9.0 -2.5 4.91E-05 1.478 0.170 0.043 0.308 0.021 0.014 0.038
7 9.0 4.5 -2.5 2.02E-05 1.529 0.199 0.043 0.308 0.021 0.012 0.038
8 3.0 4.5 -2.5 6.98E-05 1.478 0.032 0.054 0.501 0.183 0.034 0.038
R CC
47 .9994
47 .9988
114 .9966
114 .9975
47 .9981
47 .9967
114 .9985
114 .9989
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Table 2.3.6-7.
ORIGINAL PAGE IS
OF POOR QUALITY
Test Results for 3-_m p-MOSFET (RADP.DAT)
INDIVIDUAL XT FIT ANALYSIS
K% L $4 VB BETA VT DELTA TAU ETA EPSILON LAMBDA THETA R CC
1 3.0 9.0 0.0 5.94E-05 0.735 0.208 0.126 0.525 0.043 0.062 0.096 167 .9998
2 9.0 9.0 0.0 1.77E-05 0.778 0.299 0.ii0 0.294 -.020 0.024 0.096 167 .9998
3 9.0 4.5 0.0 7.31E-06 0.842 0.323 0.093 0.143 -.033 0.023 0.096 407 .9999
4 3.0 4.5 0.0 2.43E-05 0.815 0.228 0.105 0.354 0.026 0.057 0.096 407 .9998
5 3.0 9.0 -2.5 5.94E-05 1.232 0.050 0.iii 0.905 0.104 0.061 0.096 167 .9993
6 9.0 9.0 -2.5 1.77E-05 1.310 0.123 0.092 0.704 0.051 0.021 0.096 167 .9994
7 9.0 4.5 -2.5 7.31E-06 1.391 0.156 0.065 0.670 0.046 0.019 0.096 407 .9992
8 3.0 4.5 -2.5 2.43E-05 1.332 0.062 0.083 0.823 0.i01 0.056 0.096 407 .9992
SUMMARY OF GLOBAL TRANSISTOR PARAMETERS.
BETA: KP(A/V^2) = .198667E-04
DELTA W(um) = 1.35423
DELTA L(um) = .442207
THRESHOLD: VT0(V) = .782031
PSI(V) = .405029
GAMMA(V^0.5) = .486708
DELTA :
TAU:
KLG(um) = .854485E-01
K_G(um) = .174861
D0(V^0.5) = .239461
KLD(um) = .303391
KWD(um) = .15217
THETA(I/V) = .956032E-01
KLT(um/V) = .508118E-01
RN(0hm*um) = 1278.82
ETA: H0(I/V) = .367785
KLH(um/V) = .726861
EPSILON: E0(I/V) = .133359E-01
KLE(um/V) = .209502
LAMBDA: L0(I/V) = .960858E-02
KLL(um/V) = .136847
n,_um, v) = .180511E-01
GLOBAL XT FITANALFSIS
K% L W VB BETA VT DELTA TAU ETA EPSILON LAMBDA THETA R
1 3.0 9.0 0.0 5.94E-05 0.776 0.210 0.115 0.652 0.069 0.061 0.096
2 9.0 9.0 0.0 1.77E-05 0.790 0.294 0.102 0.453 0.011 0.023 0.096
3 9.0 4.5 0.0 7.30E-06 0. 809 0.322 0.102 0.453 0.011 0.020 0.096
4 3.0 4.5 0.0 2.44E-05 0.795 0.239 0.115 0.652 0.069 0.057 0.096
5 3.0 9.0 -2.5 5.94E-05 1.229 0.037 0.115 0.652 0.069 0.061 0.096
6 9.0 9.0 -2.5 1.77E-05 1.302 0.120 0.102 0.453 0.011 0.023 0.096
7 9.0 4.5 -2.5 7.30E-06 1.403 0.149 0.102 0.453 0.011 0.020 0.096
8
CC
167 .9960
167 .9970
407 .9960
407 .9964
167 .9953
167 .9930
407 .9960
3.0 4.5 -2.5 2.44E-05 1.331 0.066 0.115 0.652 0.069 0.057 0.096 407 .9962
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Table 2.3.6-8. Test Results for n-MOSFETs (FIT81NP.BAS)
TECHNOLOGY (pm)
MANUFACTURER
NO. TRANSISTORS
IVB(V)l
FILE
KP (pA/V 2)
DELTA W (pm)
DELTA L (_m)
VTO (V)
PSI (V)
GAMMA (V0.5 )
1.2
A
4
0, 2.5
CMOSINI
70.7
1.222
0.180
0.715
0.i01
0.794
1.2
A
8
0, 2.5, 5
CMOS IN4
64.1
1.166
0.141
0.844
0.160
0.883
3.0
B
4
0, 2.5
RADN
54.3
1.362
0.556
0.661
0.032
0.812
KLG (_m)
KWG (pm)
DO (V0-5 )
KLD (pm)
KWD (pm)
THETA (i/V)
KLT (_m/V)
RW (ohm*pm)
HO (l/V)
KnH (_m/V)
EO (l/V)
KLE (pm/V)
LO (I/V)
KLL (pm/V)
KWL (_mlV)
0.043
0.062
0.320
0.532
0.146
0.036
0.068
480.0
0.243
0.605
0.147
0.737
0.003
0.052
0.010
0.017
0.041
0.304
0.459
0.200
0.033
0.078
609.0
0.611
0.170
0.059
0.600
0.001
0.062
0.009
0.057
0.089
0.382
0.574
0.157
0.038
0.039
359.0
0.230
0.664
0.045
0.557
0.006
0.075
0.007
3.0
C
4
0, 2.5
KELN04
48.8
0.692
i.ii0
0.858
-0.113
1.254
0.002
-0.114
0.482
0.593
0.474
0.042
0.045
457.0
0.346
0.406
0.057
0.551
0.002
0.078
0.003
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Table 2.3.6-9. Test Results for p-MOSFETs (FIT81NP.BAS)
TECHNOLOGY (_m)
MANUFACTURER
NO. TRANSISTORS
IvB(v)l
FILE
KP (pA/V 2)
DELTA W (pm)
DELTA L (pm)
VT0 (V)
PSI (V)
GAMMA (V 0-5 )
1.2
A
4
0, 2.5
CMOSIP4S
19.1
1.081
0.338
1.118
0. 548
0. 736
1.2
A
8
O, 2.5, 5
CMOS IN4
21.1
1.218
0.283
1.116
0.543
0.740
KLC (_m)
KWG (_un)
DO (V0.5)
KLD (_un)
KWD (_m)
THETA (I/V)
KLT (pro/V)
RW (ohm*pro)
HO (l/V)
KLtt (pm/V)
EO (I/V)
KLE (pm/V)
LO (1/%')
KLL (pm/V)
KWL (pro/V)
0.046
-0.018
0. 249
0.239
0.194
0.097
0.022
573.0
0.539
0.179
0.020
0.159
0.009
0.095
0.018
0.062
0.008
0.273
0. 261
0.155
0. i00
0.026
620.0
0. 750
0.076
-0.007
0.163
0.002
0.112
0.014
3.0
B
4
0, 2.5
RADP
19.9
I. 354
0.442
0. 782
0.405
0.487
0.085
0.175
0. 239
0.303
0.152
0.096
0.051
1279.0
0.368
0.727
0.013
0.210
0.010
0.137
0.018
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2.4 TESTCHIPMETHODOLOGY
In this section the various test chips developed on this program
are mentioned, and two of the 3-_m CMOSbulk test chips are evaluated with
respect to the area required by the test structures and the test time to eval-
uate the chips. It was found that a reasonably comprehensive test chip takes
an area of 6.0 mmx 6.4 mmand requires I0 minutes to test. In the latter
part of this section, our test chip assembler and test program generator are
discussed, along with our statistical analysis package.
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2.4.1 1.2-_ CMOSTechnologyI N86 - 29262
2.4.1.1 Test Structure Designs. A set of test structures was designed
using the JPL test chip assembler and was used to evaluate the first CMOS-bulk
foundry runs with feature sizes of 1.2 _ (for comparison purposes note that
standard CMOS-bulk fabrication runs use a minimum feature size of 3 _m). In
addition to the problems associated with the physical scaling of the struc-
tures, this geometry provided an additional set of unique problems, since the
design files had to be generated in such a way as to be capable of being
processed through p-well, n-well, and twin-well processing lines. This
requirement meant that the files containing the geometrical design rules as
well as the structure design files had to produce process-insensitive designs,
a requirement that does not apply to the more mature 3.0-_ CMOS feature
size technology. Because of the photolithographic steps required with this
feature size, the maximum allowable chip size was I0 nlm x i0 mm, and this chip
was divided into 24 project areas, with each area being 1.6 mm x 1.6 mm in
size. The JPL-designed structures occupied 13 out of the 21 allowable project
sizes and provided the only test information obtained from these three pre-
liminary runs. The structures were used to successfully evaluate three
different manufacturing runs through two separate foundries.
2.4.1.2 Test Structure Evaluations. The JPL LSI-II/23 test system was used
to conduct the preliminary wafer evaluations of the fabrication runs. The
first wafers were received on April 29, 1984, and the test information and
summary data were supplied to the Information Sciences Institute (ISI) approxi-
mately ten days later. For the complete wafer evaluations, test programs were
written for the ISI Accutest test system. This software was used to success-
fully evaluate the remainder of the runs and is now in place at ISI for
subsequent evaluations.
using a statistical package which is described in Section 2.4.5.
2.4.1.4 Results and Conclusions. The results of the 1.2-_m CMOS foundry
runs indicate that a comparatively simple set of design rules can be used to
fabricate structures and circuits within the constraints of a foundry
environment as used for the more mature 3-_m CMOS and NMOS technologies.
The test data also indicate that at the present time this technology is
approximately I-2 years from being mature enough for routine foundry
fabrication runs. This is due to the lack of a uniform, scalable set of
design rules that can be used through several manufacturers, the inability to
use multi-project chips (routinely processed through the 3-_m CMOS-bulk
lines), and the lack of adequate process controls for some parameters.
Despite these shortcomings, the technology is moving along quite rapidly and
there appear to be no major technical obstacles to be overcome.
iThis section was prepared by C. A. Pina.
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2.4.2 3-pm CMOSTechnologyI
During this period, a numberof test chips were designed and
submitted for fabrication. A list of these test chips and their purpose is
provided in Table 2.4.2-1. The primary purpose of these designs was to obtain
the structures and the methods needed to gather process parametric and yield
information. The chips also included experimental structures and structures
needed to obtain data for fault modeling (faulted NANDgates, transistors, and
inverters) structures permitting hot-electron injection.
The result of the design of these test chips has been the
development of a set of test chips which are discussed in Section 2.4.3.
These test chips have been developed for use in lot acceptance of LSI/VLSI
integrated circuits and the qualification of wafer fabrication processes.
l-This section was prepared by C. A. Pina.
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Table 2.4.2-1. JPL Test Chip Summary(October i0, 1984)a
Test Chip
CM409_
CM4092
CM4062
CM4071A
CM4071C
CM4071D
CM&071T
CM4061
CM4042
CM4031A
CM4031B
CM4031C
CM4013A
CM&014A
CM&012
CM&013
CM4014
CRESCHPI
CRESCHPIA
CRESCHP2
CRRESCHP7
CRRESCHP8
CRRESCHPI0
CRRESCHPII
Description
Parametric (small)
Parametric/yield
parametric/yield
Parametric (CMOS125)
Parametric (CMOS125)
Parametric (CMOS125)
Parametric (CMOS125)
Parametric/yield
Parametric/yield
Reliability
Reliability
Reliability
Reliability
Reliability
Parametric/yield
Reliability
Reliability
CRRES prototype
CRRES prototype
CRRES prototype
CRRES prototype
CRRES prototype
CRRES prototype
CRRES prototype
aNote that these chips were fabricated in 3-_an CMOS-bulk (p-well), except
for CM&071A, CM4071C, CM$O71D, and CM4071T.
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2.4.3 3-_m CMOS-BulkTest Chips
In this section, we characterize two 3-_m CMOSbulk test chips
in terms of the area devoted to each of the test structures and the test time
required to evaluate the chips. The area and test times were taken from the
data presented in Section 2.2.2 for each of the test structures. The chips
CM5031and CM5041are shown in Figures 2.4.3-1 and -2. These chips were not
designed to include all the possible test structures. Instead, they were
designed to provide a major portion of the information needed for wafer
acceptance.
These chips have a similar set of test structures. The major
difference between the two chips maybe seen in the presence of the TDDB
structure that appears in the CM5041test chip. The complementof test
structures found in each of the chips is indicated in Table 2.4.3-1, where it
is seen that only certain parameters are measured. The emphasis has been to
measure those parameters that characterize the implant and metal layers, the
DCdevice parameters, the DCand AC circuit parameters, the layer line-width
and spacing, the defect densities, and somereliability parameters.
The numberof times that each test structure is placed in the test
chip dependson a variety of factors. For the SXBR,the number depends on
measuring each of the conducting layers in a CMOSprocess, i.e., p-diffusion,
n-diffusion, p-poly on thin oxide, n-poly on thin oxide, and metal. In
addition, the structures have been repeated with different line-widths. For
the CR, the number reflects the evaluation of both p-poly-metal, n-poly-metal,
p-diffusion-metal and n-diffusion-metal contacts of various sizes including
undersize contacts to determine the contact-process cliff. For the TR, the
number reflects the evaluation of transistors of various channel widths and
lengths as might be encountered in circuit design.
The area required by the various test structures is listed in Table
2.4.3-2. The test structures are listed in the most appropriate category in
the table even though they could be listed under a number of categories. For
instance, the SXBRis listed in the Process Parameters even though it could
also be listed under the Device Parameters and the Layout Rule Parameters.
This prevents double counting the test structure area and test time. Of
course, the structures that consumethe largest amount of area are the INV-A,
STP/CMB,CAP-A,and TDDB,although a significant amount of area is also devoted
to the SXBR,CR, RTTR,and TRs. Notice that each of the latter set of test
structures is designed to be a set of stand-alone structures, which means that
no commonbusses are shared between the structures. This is the best approach
to test structure layout for wafer acceptance, for the stand-alone approach,
as opposed to the commonbussing approach, eliminates the possibility that the
evaluation of one structure will be affected by another structure.
The overall area for the test structures is given at the bottom of
Table 2.4.3-2, along with the overall chip size. Notice that the area con-
sumedby the test structures is less than the chip area. This is understand-
able since the area used for each test structure does not account for the space
FThis section was prepared by C. A. Pina.
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between the probe pads. In addition, someportions of the test chip has not
been fully utilized. Once the chips have been tested and proven, a more
compact version of the chips will be designed.
The test time is also listed in Table 2.4.3-2. As explained in
Section 2.2.2, these test times are the minimum test times to evaluate each
test structure. The table indicates that the longest test times occur for the
INV-A and the TDDB test structures, although the the 6TINU and the TRs also
take a significant amount of test time. The overall test time for these chips
is substantial. As indicated at the bottom of Table 2.4.3-2, it is l0 to 20
minutes per chip. Note that these test times do not include the time for
prober motion; however, this time is a small fraction of the overall test time.
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CM5031
Figure 2.4.3-i. Test chip CM5031 (area = 6.0 mm x 6.4 mm)
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STP/CMB
M1/POLY INV:A
CM5041
Figure 2.4.3-2. Test chip CM5041 (area = 7.2 mm x 8.0 nun)
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Table 2.4.3-1. Chip Coverage of the Critical Parameter Set
TEST STRUCTURES PARAMETERS
TEST CHIP CHIP
STRUCTURES 5031 5041
1.0 PROCESS PARAMETERS
i.i Layer Line-Width
1.2 Layer Sheet Resistance
1.3 Metal-Layer Contact Resistance
1.4 Body Dopant Density
1.5 Body Resistivity
1.6 Layer-Layer Alignment
1.7 Body Lifetime
1.8 Junction Leakage Current (IDBLEAK)
1.9 Junction Breakdown Voltage
i. I0 Oxide Thickness
l.ll Gate-0xide Breakdown Voltage (VBG)
1.12 Field-Oxide Threshold Voltage
1.13 Channel Leakage Current (IDSO)
1.14 Transistor Punch-Through Voltage (VPT)
XBR, SXBR X
XBR, SXBR X
CR, CR-A X
CAP, TR
PFPR
ALIR
DI, CAP
TR X
TR, DI X
CAP, CAPF, RTTF X
CAP, RTTR X
TRF X X
TR X X
TR X X
2.0 DEVICE PARAMETERS
2.1 TRANSISTORS
2.1.1 Threshold Voltage (VTO)
2.1.2 Body Effect Factor (GAMMA)
2.1.3 Conduction Factor (KP)
2.1.4 Effective Channel Width (WE)
2.1.5 Effective Channel Length (LE)
2.1.6 Channel Length Modulation (LAMBDA)
2.1.7 Subthreshold Conduction Factor (NFS)
2.1.8 Gate Oxide Capacitance (COX)
2.1.9 Gate-Source/Drain Overlap Cap. (CG/DSO)
2.1.10 Gate-Body Overlap Capacitance (CGBO)
2.1.11 Zero-Bias Junction Capacitance (CJ)
2.1.12 Zero-Bias Junction Grading Factor (MJ)
2.1.13 Zero-Bias Sidewall Junction Cap. (CJSW)
X
X
X
X
X
TR, 6TINV X X X X
TR, 6TINV X X X X
TR, 6TINV X X X X
TR, 6TINV X X X X
TR, 6TINV X X X X
TR, 6TINV X X X X
TR, 6TINV X X X X
RTTR, CAP X X
RTTR X X
CAPF
RTDI
RTDI
RTDI
2.1.14 Zero-B. Sw. Junc. Cap. Grad. Fact. (MJSW) RTDI
CR
XBR, SXBR
XBR, SXBR
STP, CMB
X
X
X
X
X X
X X
XX
XX
X X
X
2.2 CONTACTS
2.2.1 Contact Resistance
2.3 WIRES
2.3.1 Layer Sheet Resistance
2.3.2 Layer Line-Width
2.3.3 Layer-Layer Capacitance
INV, INV-A
INV, INV-A
INV, INV-A
INV, INV-A
INV, INV-A
RO, TS
3.0 CIRCUIT PARAMETERS
3.1 Inverter Output for Input Low (VHIGH)
3.2 Inverter Output for Input High (VLOW)
3.3 Inverter Threshold for Output = Input (VINV)
3.4 Inverter Gain (GAIN)
3.5 Inverter Noise Margin (INVNM)
3.6 Gate Delay (TAU)
X
X
X
X
X
X
XX
XX
X X
XX
X X
X
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Table 2.4.3-1. (continued)
TESTSTRUCTURESPARAMETERS
TEST
STRUCTURES
CHIP
5031
CHIP
5041
4.0 LAYOUT RULE PARAMETERS
4.1 Layer Line-Width
4.2 Same Layer Spacing
4.3 Different Layer Spacing
4.4 Contact Size
4.5 Layer Extensions
XBR, SXBR
SXBR, CS
CS, ALIR
CR, CR-A
CS
5.0 DEFECT PARAMETERS
5.1 DEFECT DENSITY
5.1.1 Shorts: Different Layers (Pinholes) CAP-A
5.1.2 Opens: Different Layers (Contact Integrity)CR, CR-A
5.1.3 Shorts: Same Layer (Layer Bridging) CMB
5.1.4 Opens: Same Layer (Layer Step Coverage) STP
5.2 DEFECT LOCATION
5.2.1 Transistor Matrix TR-A
5.2.2 Inverter Matrix INV-A
5.2.3 Static RAM SRAM
6.0 RELIABILITY PARAMETERS
6.1 Time-Dependent Dielectric Breakdown
6.2 Radiation Hardness
6.3 Electromigration
6.4 Oxide Instabilities
6.5 Contact Integrity
6.6 Latch-Up Transistor
TDDB
RTR, TR
CR, CMB
TR, CAP
CR, CR-A
LUTR
X
X
X
X
X
X
XX
X
X
X
X
X
X
X
X
X
X
X
X
X
X
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Table 2.4.3-2. Test Chip Area and Test Time
TESTSTRUCTURE
CHIPCM5031
NUMBER/AREA/TESTTIME
(#/mm2/seconds)
CHIPCM5041
NUMBER/AREA/TESTTIME
(#/mm2/seconds)
PROCESSPARAMETERS
SXBR 12 1.61 12.0
CR 25 1.44 12.5
TRF 2 0.16 1.0
DEVICEPARAMETERS
RTTR 6 1.07 6.0
6TINV 6 0.58 60.0
TR 20 1.15 i00.0
CIRCUITPARAMETERS
INV 9 0.52 9.0
INV-A i 2.31 300.0
R0 i 0.27 0.5
LAYOUTRULEPARAMETERS
DEFECTDENSITYPARAMETERS
STP/CMB 2 4.62 2.0
CAP-A 2 20.79 10.0
RELIABILITYPARAMETERS
RTR 6 0.50 90.0
TDDB
i0 1.34 i0.0
20 1.15 i0.0
2 0.16 1.0
6 1.07 6.0
6 0.58 60.0
20 1.15 i00.0
9 0.52 9.0
i 2.31 300.0
i 0.27 0.5
i 2.31 2.0
2 16.17 i0.0
i 18.48 600.0
STRUCTURETOTALS 92 34.30 603.0
TOTALCHIPAREA 38.4
79 45.24 1108.5
57.6
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2.4.4
N86- 29263
Test Chip Assembler and Test Program Generator 1
One of the major problems in working at the geometry level for the
generation of either test structure or functional circuit designs is the amount
of labor involved in the design phase. In the case of test structure design,
the designer has to stay reasonably close to the geometry level, since many of
the parameters he is trying to evaluate are intimately related to the
geometrical design rules used in the particular fabrication process being used.
Similarly, the generation of test programs to evaluate the structures is a
labor-intensive process if such items as structure location and test type have
to be manually inserted into the test system.
To reduce the amount of labor involved in both the design and test
of the structures used, JPL has developed a design and test program consisting
of a Test Chip Assembler (TCA) and a Test Program Generator (TPG), which
creates the geometrical description of the structures and generates the
necessary test information using a high-level language. This system reduces
the design time for a test chip by a factor of 30.
The Test Chip Assembler (TCA) consists of a set of Pascal modules
containing the geometrical design rules and the procedures required to generate
the geometrical description of the test structures. At the present time, this
description is generated in the Caltech Intermediate Form (CIF). The indivi-
dual structures are generated using parameterized procedures. The output of
the TCA consists of:
(1) A CIF file, with the low-level geometrical structure
description,
(2) A LST file, containing a human-readable description of the
structures generated, and
(3) A TST file, containing the test information to be used by the
Test Program Generator (TPG).
The Test Program Generator consists of a COMPILER program residing
in a VAX 11-780 which executes the .TST file generated by the TCA. The
digested code is then downloaded to an LSI 11/23 computer which controls the
test system. A TRANSLATOR residing in the LSI 11/23 then transforms the
program produced by the compiler into a form suitable for machine interpreta-
tion. An INTERPRETER in the test system then executes the translated code.
Both the TCA and the TPG are now operational.
_,_ sect _n _'_
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2.4.5 Statistical Analysis Package Capability I
To analyze the data obtained from wafer probing, a statistical
package called STMJPL has been developed. It is based on a package called
STAT2 [1] which is used at the National Bureau of Standards (NBS). As
initially developed, STAT2 required very regular arrays in a wafer, with
stringent requirements for the placement of structures for data analysis and
wafer map generation. This made the program unsuitable for the irregularly
placed test structures found in the foundry wafers used in the present program.
Some of the capabilities of the JPL software (STMJPL) are described
below, especially those that make it different from STAT2. The package has
been used successfully to analyze the data obtained from the DARPA-sponsered
1.25-_m CMOS bulk foundry fabrication runs.
2.4.5.1 Simultaneous Arrays. STMJPL works with up to twenty correlated
arrays at a time. Therefore, if one thinks of the arrays as occupying
adjacent columns in a matrix, then each row of that matrix represents a single
data "point." For example, excluding an element in any given array causes the
exclusion of all corresponding elements in the other arrays. Correlation
statistics are available.
2.4.5.2 Position of Points 9n Wafer for Mapping Purposes. STMJPL allows
data files to be read that contain as few as one data point, and will operate
properly even if that single point becomes excluded. To generate wafer maps,
as few as four points are needed, with the only requirement being that the
points not all be colinear. STMJPL uses a smooth surface fitting algorithm
from the computer science literature [2].
2.4.5.3 Recognition of Standard Structures and Relations_ t 9 Data Base.
STMJPL will work properly whether or not the input file can be identified as
"cross-bridge, ....inverter," etc. However, code is in place that allows certain
strictly formatted input files to be recognized by structure type. These raw
data formats have long been in place at JPL. If a structure is recognized,
then it is eligible for entry into the standard lot summary data base. In
addition, certain structures, for example, the random-fault capacitor array,
are such that computation of standard deviation is meaningless; however,
STMJPL will automatically apply to the raw data a different analysis appro-
priate to that structure.
2.4.5.4 Value Wafer Maps. STMJPL permits a simple two-dimensional display,
which is the outline of the wafer with the data points in position; each data
point is represented by its value in floating-point format.
2.4.5.5 Character Wafer MaRs. STMJPL provides some additional labeling and
formatting of character wafer maps. The "streets" between chips are marked so
that it is possible to know the relationship of the chip grid to the map.
Scaling conunands permit distortion to be minimized, and furthermore to be
device-iildepende_t, it is possible to suppress all odd-valued digits, or
alternatively all even-valued di_ts, to give "avenue" maps. The value s_-ale
includes the twelve characters: "-", "O", "l", ..., "9", "+".
IThis section was prepared by C. A. Pina and G. A. Jennings.
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2.4.5.6 Invertible Maps. STMJPL makes the initial assumption that "row i"
is at the bottom of the wafer; however, there is a simple command to tell
STMJPL the opposite.
2.4.5.7 Contour Maps and Shaded Gray-Scale Maps. STMJPL does not yet have
any capability to make contour maps or shaded gray-scale maps. It was found
that gray-scale plots offered no significant visual improvement over the wafer
maps produced by STMJPL. It is also not yet clear that there is any real
value to contour map output. An independent three-dimensional plotting
program was also developed (which displays "strata" of the independent
variables in different colors), yet it offered little improvement to the
visual information conveyed by STMJPL standard wafer maps.
2.4.5.8 Classification of Points. STMJPL works with three categories of
points: included points (from which statistics are taken), excluded points,
and non-points. Non-points occur when values are beyond reason, thereby
representing a complete failure of the instrumentation to take a valid
reading. Excluded points, on the other hand, are generally "real" readings
that become excluded on the basis of knowledge of what is being measured, or
statistical analysis.
2.4.5.9 Exclusion Trail Audit_ and Printout. STMJPL keeps a detailed record
of every command that might cause a change in status of a point. This record
can be printed out on command. In addition, this can be stored as part of the
data base.
2.4.5.10 Input Stream. STMJPL provides for command files, called "indirect
files." In addition, STMJPL provides for true macro capabilities with textual
parameter substitution. Indirect files and/or macros may invoke one another
up to a nesting level of twenty. The STMJPL command processor provides for
four types of command parameters, which are checked for type, number, and
position: floating, integer, logical, and string parameters.
2.4.5.11 Array Processing. STMJPL provides facilities to modify the values
of included and/or excluded points. These include multiplying by a power of
ten, taking the logarithms of all points, and negating all points, on an
array-by-array basis.
2.4.5.12 Summ_ry Sheets. STMJPL contains the facility to produce summary
sheets in predetermined formats for certain "recognized" structures. For
example, there is a split-cross-bridge summary sheet and a transistor summary
sheet. Although this code is structure-dependent, this is the most important
data output format produced by JPL at this time.
2.4.5.13 Summary Sheet Reformatting. STMJPL provides for the post-processing
of "summary sheets" that it produces. This is strictly format cleanup, such
as the alignment of decimal points in columns, the elimination of columns of
data, the exchange in position of columns of data, the "blanking" of redundant
running label information, pagination cleanup, and sorting of rows. This
utility will operate on a wide variety of tabular-format text files and could
be invoked on many different types of summary sheets whether they are produced
by STMJPL or not.
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2.4.5.14 Summary Sheet Pre-Processin_. STMJPL is capable of storing, in its
lot summary data base, one entry of statistical information for each structure
replicated over the wafer. The lot summary file is stored in this way.
However, when the summary sheet is being prepared, it will often be found that
two or more structures are identical in design. In this case the summary
sheet can be "packed" by combining the data for the identical structures,
recomputing the statistics, and writing a single entry to the summary sheet
representing the combination of what would otherwise have been individual
table entries. This also means there is a sorting capability, so that the
summary sheet can be presented in an appropriate ordering of design parameters.
2.4.5.15 Log File. STMJPL contains a "log file" capability that can be
enabled and disabled by command, and also provides for two levels of text
inclusion to selectively capture output. STMJPL prints a count of generated
errors and warnings when the command stream terminates.
2.4.5.16 Example STMJPL Character Wafer Maps. Some examples of STMJPL
character wafer maps are shown in Figures 2.4.5-1 and 2.4.5-2. They are
designed to fit onto single sheets for report purposes. The maps shown depict
the distribution of values of a given parameter in the form of integers ranging
from i through 9, where each integer represents an interval. The corresponding
range of values of the intervals is given below each of the graphs.
2.4.5.17 References.
. R. L. Mattis and R. Zucker, "Release Notes for STAT2 Version 1.31: An
Addendum to NBS Special Publication 400-75," National Bureau of Standards
Internal Report 83-2779 (November 1983).
2. H. Akima, "Bivariate Interpolation and Smooth Surface Fitting for Irregu-
larly Distributed Data Points," Algorithm 526, ACM Transactions on Mathe-
matical Software, Vol. 4, No. 2, pp. 160-164 (June 1978).
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ORIGINAL PAGE IS
OF POOR O:! ........
RSHEET
MEAN STDEV % STDEV
37.84 1.83 4.83
MEDIAN MINIMUM MAXIMUM
37.99 34.48 39.92
INCLUDED = 12 EXCLUDED = 1 NON-POINTS = 1 N = 1.00
>< >< >< >< ><
o_tGlt_l_t- PkGE_ _S
OF poOR QUAL]_ 6
7789+++++++988776654
5567789+++++++988777654332
345567789+++++++98887765543220
12345566789+++++++98887766544321--
v 012345566789++++++9988877765543210-- v
--012345566789++++++9988887766544320 ....
---0123455667899+++++9988887766554321 .....
5 -#--01234#5667899#++++998#8887766#54310--4_--
..... 00123455667899+++++99888887776654320 ......
v .... 01123455667899++++++9888888777655421 ...... v
.... 001223455667889++++++99888888776654310 ......
.... 011223455667889++++++99888888877654320 ......
4 ---00112334556778899+++++99888988887764320 ......
--001122334556678899++99999999999888765321 ......
v -00112233445566789999+99999999999988875420 ...... v
-01122333445566789999999999999999999876421 ......
0011223344455567889999999999999999999875310 .....
3 011#2333444#5567889#9999999#9999++_#9875320# .....
0112233344455567789999999999999++++++986420 .....
v 112233344445556778999999999999+++++++986420 ..... v
22233344445556778899999999999++++++++86421 ....
2233344444555677889999999999+++++++++97521 ....
2 233444444555667888999999999+++++++++97531---
33444444555667888899999999++++++++++75310-
v 444444455566788888999999+++++++++++85310 v
4444455566788888R99999+++++++++++853
444455566778888889999+++++++++++86
1 445556677888888999++++++++++++
5556677888888999++++++++++
6677888888999+++++++
>< >< >< >< ><
i 2 3 4 5 6
-: less than 36.01 5: 37.84 to 38.21
0: 36.01 to 36.38 6: 38.20 to 38.57
i: 36.37 to 36.74 7: 38.57 to 38.93
2: 36.74 to 37.11 8: 38.93 to 39.30
3: 37.10 to 37.47 9: 39.30 to 39.66
4: 37.47 to 37.84 +: 39.66 or greater
SCALED TO MEAN +/- ( N * STANDARD DEVIATION )
Figure 2.4.5-i. Sheet resistance (ohms/square) wafer map for n + poly layer
measured from a split-cross-bridge resistor. The locations of 12 test
structures on the 3-inch-diameter wafer are denoted by #. A smooth surface
fitting algorithm [2] was used to generate the wafer map from the 12 measured
sites.
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MEAN" STDEV % STDEUMEDIANMINIMUMMAXIMUM
RSHEET 37.84 1.83 4.83 38.00 34.48 39.92
INCLUDED= 12 EXCLUDED= 1 NON-POINTS= I N = 1.00
>< >< >< >< >(
78899+++++9988877766
66778899+++++9988887766554
6 5666778899+++++998888776655443
345666778899+++++99888877766554321
v 3345666778899+++++998888877665554321 v
2234456667788999++++9988888777665543210-
12234456667788999+++999888887776665432100-
5 1#2234456#6778899#+++9998#8888777#6554321#--
1122334456667778899+++999888888877766543210---
v 11223344566677788999+++998888888777665432100--v
1122233445666777889999++998888888877765543210---
1122334445666777889999999998888888877665432100--
4 1223334455666778889999999998888888887765432100--
2233344455666778889999999998899998888765432110--
v 2333444555666778889999999998999999888765432210--v
23344455556667778899999999999999999888764322100-
33344455556666778899999999999999999998765332100-
3 334#4555556#6677889#9999999#9999999#9886543#110-
33444555566666778899999999999999999999875432110-
v 34445555566666778889999999999999++++99875432210-v
4445555566666778889999999999999+++++9876432210
445555556666677888899999999999++++++9976432210
2 55555566666677888889999999999+++++++97643221
555566666667788888899999999++++++++9865322
v 55666666667788888888999999++++++++986533 v
666666667778888888999999+++++++++865
6666666777888888889999++++++++++86
i 66666777888888889999++++++++++
666777888888889999++++++++
777888888889999+++++
>< >< >< >< ><
i 2 3 4 5 6
-: less than 3.4484EI
0: 3.4484EI to 3.4992EI
1: 3.4992EI to 3.5509EI
2: 3.5509EI to 3.6033EI
3: 3.6033EI to 3.6564EI
4: 3.6564EI to 3.7104EI
Figure 2.4.5-2. Logarithmic wafer map
5: 3.7104EI to 3.7651EI
6: 3.7651EI to 3.8206EI
7: 3.8206EI to 3.8770EI
8: 3.8770EI to 3.9342EI
9: 3.9342EI to 3.9923EI
+: 3.9923EI or greater
for the data shown in Figure 2.4.5-I
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2.5 FAULT MODELS N86- 29264
A major problem in the qualification of integrated circuit cells
and in the development of adequate tests for the circuits is the lack of
information on the nature and density of fault modes. Some of this information
is being obtained from the test structures discussed in Section 2.3. In
particular, the Pinhole Array Capacitor is providing values for the resistance
of gate oxide shorts, and the Addressable Inverter Matrix is providing values
for parameter distributions such as noise margins. In this section we examine
another CM0S fault mode, that of the open-gated transistor, and attempt to
assess the state of the transistors. That is, we wish to determine if an open-
gated transistor is stuck on or stuck off. Preliminary results are described
for a number of open-gated structures such as transistors, inverters, and NAND
gates. In the latter part of this section, resistor faults are applied to
various CMOS gates and the time responses for step inputs are noted using the
circuit simulator SPICE. From these studies the critical value for the
resistive short to upset the gate response was determined.
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2.5.1 0pen-Gate Transistors and Faulted GatesI
The purpose of this study is to determine the operating state of a
transistor that has a floating gate that occurs during the manufacturing
process. As shown in the inverter matrix test structure (Section 2.3.3), a
floating gate can occur whencontact to the gate is missing. To determine the
transistor operating state, various faults were introduced into test struc-
tures consisting of arrays of faulted NANDgates, unfaulted inverters, and
faulted inverters. Eachof these structures used shift-register addressing to
allow the evaluation of each device in the array. Results are presented in
Tables 2.5.1-i, 2.5.1-2, and 2.5.1-3.
The faulted NANDgate array is composedof 104 good and 104 faulted
gates arranged in a checkerboard pattern. A layout of the array is shown in
Figure 2.5.1-1. Results are listed in Table 2.5.1-1. The faulted device had
an intentionally open-gate connection to the p-channel pull-up transistor that
would normally be connected to the n-channel transistor with a grounded
source. The notation used in Table 2.5.1-1 is explained by the following
example: VHIGH01meansthat the V1 input is low, the V2 input high, and the
output should be high for a "good" NANDgate. In the truth-table the faulted
p-channel transistor is associated with the V2 input. To minimize the test
sequence dependence,a 4-M_ load resistor was placed between the output of
the NANDgate and ground for the VHIGHAI0 and VHIGHBI0 tests. This load
resistor caused the output of the good NAND gates to be degraded slightly from
5.02 V to 4.97 V.
The results in Table 2.5.1-I show that the faulted NAND gates were
not able to hold the output high for VHIGHAI0 and VHIGHBI0 tests. As seen in
Table 2.5.1-i, the output was between 0.746 and 0.956 V. Taking an average of
0.85 V, the faulted p-channel transistor is passing a current of (0.85 V)/
(4 M_) = 0.2 mA. Thus the pull-up transistor is partially on.
Results for an unfaulted inverter array are shown in Table 2.5.1-2,
and these results should be compared with the results shown in Table 2.5.1-3.
In Table 2.5.1-2, the results show that the inverters are pulling hard to the
rails; that is, the output voltage is within i millivolt of either VDD or
ground. Also, the inverter threshold voltage, VINV, is close to VDD/2, being
about 2.3 V.
Results for the faulted inverter array are shown in Table 2.5.1-3.
This array consists of 112 unfaulted inverters and lll faulted inverters. The
fault consisted of the omission of the poly link that connects the inverter to
the poly input bus. The poly link that connects the pull-up and pull-down
transistors remained intact. As seen in Table 2.5.1-3, the unfaulted inver-
ters are not pulling hard to VDD because the faulted inverters are drawing
current for the VHIGH test; that is, VDD = 4.94 V instead of 5.00 V as seen in
Table 2.5.1-2. The faulted inverter measurements indicate that their outputs
are stuck-at about 1.52 V for chip 2 and stuck-at 1.75 V for chip 3. This
result can be explained if we assume that both the pull-up and pull-down
transistors are partially on. A more detailed explanation is being pursued.
IThis section was prepared by H. R. Sayah and M. G. Buehler.
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Table 2.5.1-1. 3-_m CMOSBulk (p-Well) Faulted NANDGate Array
(4062/M46M/Chip3)
TRUTHTABLEFORGOODANDFAULTYNANDGATESa
VHIGH00
VHIGHAI0
VLOWII
VHIGHBI0
VHIGH01
VI
L
H
H
H
L
V2 VOUT(GOOD) VOUT(FAULTED)
H
L
L
L
H
aOpen-gate p-transistor connected to V2.
TESTRESULTSFROMUNFAULTEDNANDGATES
VHIGH00
VHIGHAI0
VLOWII
VHIGHBI0
VHIGH01
VINV
GAIN
MEAN
5.02
4.97
0.00416
4.97
5.02
2.90
-24.69
SIGMA
x 10-4
5.49
43.8
0.629
43.8
5.55
189.0
5949.0
PSIGMA
0.0110
0.0880
1.51
0.0881
0.0111
0.650
-2.41
MEDIAN
5.02
4.97
0.00419
4.97
5.02
2.90
-24.75
MAXIMUM
5.02
4.98
0.00424
4.98
5.02
2.95
-22.53
MINIMUM
5.02
4.96
0.003991
4.96
5.01
2.85
-25.92
POINTS
I04
104.
104.
104.
104
104.
104.
TESTRESULTSFROMFAULTEDNANDGATESb
VHIGH00
VHIGHAI0
VLOWI1
VHIGHBI0
VHIGH01
VINV
GAIN
MEAN
5.02
0.956
0.0144
0.746
5.02
2.63
-24.90
bVoltages VHIGHAI0
4 megohms.
SIGMA
x 10-4
5.22
848.0
42.8
1329.0
5.34
186.0
6492.0
PSIGMA
0.0104
8.88
29.68
17.82
0.0107
0.706
-2.61
MEDIAN
5.02
0.966
0.0136
0.714
5.02
2.63
-24.84
MAXIMUM
5.02
1.15
0.0267
I.ii
5.02
2.68
-23.42
MINIMUM
5.02
0.571
0.00401
0.498
5.01
2.58
-26.30
POINTS
104.
104.
104.
104.
104.
104.
104.
and VHIGHBI0are measured for an output load of value
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Table 2.5.1-2. 3-pm CMOS Bulk (p-Well) Unfaulted Inverter Array
(4062/M46M)
VHIGH
VLOW
VINV
GAIN
VHIGH
VLOW
VINV
GAIN
MEAN
5.00
a
2.30
-23.25
5.00
a
2.29
-23.20
SIGMA
x 10 -4
0.281
0.105
219.0
8120.0
O.208
a
189.0
7085.0
PSIGMA
a
23.9
O. 949
-3.49
a
25.2
0.822
-3.05
MEDIAN
5.00
a
2.30
-23.28
5.00
a
2.29
-23.28
MAXIMUM
5.00
a
2.37
-21.04
5.00
a
2.35
-20.66
MINIMUM
5.00
a
2.17
-24.98
5.00
a
2.25
-25.02
POINTS
222.
222.
222.
222.
222.
222.
222.
222.
CHIP
ais equal to or less than 0.001.
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Table 2.5.1-3. 3-pm CMOS Bulk (p-Well) Partially Faulted Inverter Array
(4062/M46M)
TEST RESULTS FROM UNFAULTED INVERTERS
VHIGH
VLOW
VINV
GAIN
VHIGH
VLOW
VINV
GAIN
MEAN
4.94
0.00576
2.30
-22.56
4.94
0.00726
2.30
-22.43
SIGMA
x 10-4
60.5
4.68
258.0
7116.0
60.3
4.85
222.0
10865.0
PSIGMA
0. 123
8.12
1.12
-3.15
0.122
6.68
0.966
-4.84
MEDIAN
4.94
0.00583
2.30
-22.63
4.94
0.00733
2.29
-22.37
POINTS
112.
112.
112.
112.
112.
112.
112.
112.
CHIP
TEST RESULTS FROM FAULTED INVERTERS
VHIGH
VLOW
VINV
GAIN
VHIGH
VLOW
VINV
GAIN
MEAN
1.51
1.53
1.50
-0.623
1.75
1.75
1.73
-0. 378
SIGMA
x 10-4 PSIGMA MEDIAN MAXIMUM
1690.0
1636.0
1819.0
11.2
10.7
12.1
i .49
i .51
i .48
i .89
1.91
2.16
MINIMUM
2059.0
1618.0
1609.0
1577.0
655.0
-33.0
9.25
9.17
9.12
-17.3
-0. 587
1.76
1.76
1.73
-0.385
-0.168
2.22
2.23
2.19
-0.177
i
-i
i
i
i
1.17
1.21
.12
.19
.38
.39
.35
-0.545
POINTS
IIi.
IIi.
iii.
iii.
iii.
iii.
iii.
iii.
CHIP
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2.5.2 MOS Integrated Circuit Fault Modeling I
2.5.2.1 Introduction. The faults considered here include only hard or
permanent faults; soft faults or transient faults are not considered. Inte-
grated circuit fault models have several uses: generation of test vectors for
part screening, evaluation of field failure, and selection of fault tolerance
methods. In this discussion, and consistent with generally accepted terminol-
ogy, a failure is defined as any physical mechanism that results in permanent
circuit damage. Furthermore, a failure causes a fault to occur. A fault is
defined as the logical effect of a failure, and a fault can cause zero, one,
two, or more system errors. An error is the manifestation of a fault on a
single line logic value. For example, a transistor failure may cause the
input of a gate to become stuck-at-zero. That faulty input will cause an
error when an input value of one is applied to the faulty input and will yield
no error if the input has value zero.
Fault models may be incorporated into simulation software for
detailed and exhaustive analysis or may be used manually for quick look
purposes. To be useful in a wide variety of applications, a fault model
should have the following features:
Low overhead: The model should not require awkward or
excessive additions or modifications to the nominal circuit
model.
Compatible notation: Faults should be expressible in a
notation compatible with that being used to model nominal
behavior.
Realistic fault set: The model must have the ability to
accurately simulate the behavior of all integrated circuit
failures.
High level description: The model should be high level such
that functional modeling of complex circuits is possible.
This report will look at three digital simulation techniques as well
as physical simulation in modeling faults. These techniques embody a hierarchy
of complexity bracketing the range of simulation levels. The digital simula-
tion approaches are: transistor-level, connector-switch-attenuator level, and
gate level. Physical simulation requires implementing actual integrated
circuits into which failures have been inserted. This has the advantage of
producing very precise fault modeling and measurement but has the disadvantage
of having the highest cost and longest turnaround time of all the simulation
methods. The lowest level digital model simulates fault behavior at the
transistor level. It has the advantage of predicting circuit behavior with a
high degree of accuracy. It has the disadvantages of requiring large
computational resources for most circuits of interest, requiring failure
specification at the circuit component or transistor parameter level, and
requiring considerable human interpretation to evaluate the faulty behavior at
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the logic level. At the other end of the digital simulation spectrum are the
gate-level "work-around" models that permit simulation of faults at the gate
level. Thesemodels have the advantage of producing relatively high level
simulation and fault insertion but have the disadvantages of incompletely
modeling integrated circuit failures and requiring complex networks to simulate
faults. Connector-switch-attenuator digital simulation falls between the
latter two models. This form of modeling provides accurate simulation of
circuit behavior, is of high enough level to permit simulation of meaningful
circuits, and provides easily interpreted results. The primary disadvantage
of this modeling technique is that it is relatively new and consequently is
not yet supported by simulation software.
Before closer examination of the modeling approaches described
generically above, it is useful to examine the failure classes and associated
faults.
2.5.2.2 Failure Characteristics. Integrated circuit reliability is affected
by four broad mechanisms: manufacturing defects, random failures, wear-out,
and externally induced failures. Manufacturing defects are flaws introduced
by fabrication and handling processes. Random failures occur for various
reasons during the useful life of the integrated circuit. Wear-out mechanisms,
including metal migration and hot carrier injection, are those mechanisms that
cause failures after many hours of operation. Excessive humidity, mechanical
shock, radiation, electrostatic discharge, and excessive temperatures are
examples of external failure mechanisms.
Manufacturing defects occur with different distributions which
depend on the difficulty in performing a given process step. Results reported
in [i] are typical for CMOS:
Ao Photolithography errors
Io
2.
3.
Oxide pinholes: 2.5/cm 2
Missing features: 2.5/cm 2
Source-drain shorts: 2.5/cm 2
B. Metal errors
i. Metal shorts: 2.0/cm 2
2. Metal opens: 2.0/cm 2
C. Diffusion errors: 2.0/cm 2
Random and wear-out related failures also have varying probability of occur-
rence. Results reported in [2] for CMOS are:
i.
2.
3.
4.
5.
Stuck-on transistors: 35%
Gate oxide short: 25%
Metal failure: 20%
Quality related (scratches, bonding, etc.):
Moisture leakage: 5%
15%
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These mechanismsinduce five fault types: stuck-at faults, opens,
coupling faults, timing degradation, and signal attenuation. From these data,
stuck-at faults account for approximately 40%of all faults. Allocation of
the remaining 60%depends on circuit details, but generally coupling faults
and opens occur with lower probabilities than stuck-at faults but with higher
probability than timing degradations and signal attenuation.
2.5.2.2.1 Stuck-At Faults. Stuck-at faults, comprising stuck-at-one and
stuck-at-zero, are those faults that result in a signal line remaining high or
low, respectively, during the time that the fault is present. These faults
are the easiest to model, lead to well-defined behavior, and have been the
traditional fault set of choice for research in testability and fault-
tolerance. Many fault simulators exist for the stuck-at fault model. These
simulators permit evaluation of complex digital circuits.
The exact percentage of all integrated circuit failure mechanisms
resulting in stuck-at faults depends on numerous layout, manufacturing, and
environmental parameters. It is known that stuck-at faults are not always the
dominant fault type [i, 3, 4, 5]. As a result, these faults are a necessary
component of an integrated circuit fault model but are not sufficient for a
full characterization of the fault set.
2.5.2.2.2 Opens. Open faults are often referred to as stuck-at-X faults where
X may be zero, may be one, or may vary between the two. This fault is caused
by component or conductor failures that result in floating signal lines. The
most dangerous effect of these faults is the creation of a parasitic storage
element that increases the number of states in the logical machine [6]. For
example, this fault will cause a combinational circuit to exhibit sequential
behavior. The danger of this fault is that it can mask or delay error
detection [7].
2.5.2.2.3 Coupling Faults. Coupling faults occur whenever signal lines
designed to be independent in the fault-free circuit develop an influence on
each other. This influence may be the result of capacitive coupling between
signal lines or may be a direct connection through pin-holes in the insulating
layers. Coupling faults cause a variety of behaviors, including stuck-at
faults; AND, OR of the affected signals; pattern sensitivities; and voltages
in the band between the zero and one voltages (stuck-at-X).
2.5.2.2.4 Timing Degradation. Elements within a logic circuit may suffer
timing degradation due to several effects, including total dose radiation and
hot-carrier injection. Observable disruption of normal operation occurs when
the degradation has overrun a timing margin built into a circuit. Consequent-
ly, the effects of timing degradations become more apparent as the speed of
the circuit increases.
2.5.2.2.5 Signal Attenuation. Several failure mechanisms result in attenuated
voltage levels. These failures may result in stuck-at-one, stuck-at-zero, or
stuck-at-X types of conditions. Asymmetric behavior of bilateral switches,
i.e., the inability of the switch to correctly pass one voltage level due to
the failure of a pass transistor, is another result of signal attenuation.
2-167
2.5.2.3 Physical Simulation Models. The failures indicated in Section
2.5.2.2 may be physically modeled by implementing collections of test circuits.
These models contain or omit circuitry in order to simulate failure effects.
At the analog circuit level, these failure effects may be simulated by missing
connections, high impedance connections, extra connections, low impedance
extra connections, higher impedance extra connections, and weak capacitive
coupling to unrelated signals.
A simple set of circuits comprising inverters, NOR gates, NAND
gates, and static and dynamic flip-flops may be used as the baseline
functional elements onto which the above simulated failures are mapped. These
circuits are illustrated in Figures 2.5.2-1 through 2.5.2-5. Circuit level
failure simulation results for these circuits are found in Appendixes 2.5.2.A
through 2.5.2.E. These simulations are based on the MICRO-CAP simulator and
used the following parameters for the NMOS and PMOS transistors:
KP(W/2L) = 0.01 mA/V 2
VT = i V
CGD = IE-II F
CGS = IE-II F
RDS = i0000
CDS = IE-II F
GM = 0.08 mS -I
Conductance factor
Threshold voltage
Gate-to-drain capacitance
Gate-to-source capacitance
Drain-source on resistance
Drain or source-to-body capacitance
Transconductance
The failure simulations corroborate the failure models presented in
the previous section. Stuck-at faults are often characterized by time-varying
voltage waveforms that fail to traverse the 0/i decision boundary. Timing
degradations and signal attenuations are observed to be both symmetric and
asymmetric. A symmetric failure is one that equally affects both the 0 to i
transition and the I to 0 transition. An asymmetric failure affects only one
of these transitions.
2.5.2.4 Digital Modeling. There are three levels at which modeling of
integrated circuit failures is practical: the analog circuit, connector-
switch-attenuator, and gate. Although it is possible to implement device
physics level models, this level is too detailed to be useful for complex
circuits. Modeling at the system level in which components are themselves
complex circuits is too high-level to model detailed failure effects.
2.5.2.4.1 Transistor-Level Failure Models. Transistor-level modeling, as
represented by such analysis programs as SPICE, permits evaluation of detailed
circuit or component failures. In these models the circuit to be simulated is
represented by a collection of interconnected electronic components (transis-
tors, diodes, resistors, current sources, capacitors, and so forth). Semi-
conductor models are often highly detailed, permitting adjustment of many
internal parameters.
A circuit to be modeled is treated as an analog circuit in the sense
that it is modeled by time-dependent mathematical expressions. These expres-
sions are solved to establish transistor bias conditions, nodal voltages, and
so forth. Results obtained from these analyses are often tabulated or plotted
as functions of time. The goal is to provide outputs resembling those derived
from probing a physical implementation of that circuit with an oscilloscope.
As with oscilloscope probing, the resulting time-voltage functions must be
interpreted with respect to logical value representations and behavior.
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Failures maybe inserted into the circuit model in two ways. A
large number of failure mechanismsmaybe simulated by inserting or deleting
circuit elements. For example, an additional resistor could be included
between two nodes to simulate coupling faults. The second mechanismrequires
modifying the characteristic parameters of the semiconductor devices. An
example of this could be a threshold voltage to simulate the effect of
radiation.
The mathematical analysis noted above is repeated after modifying
the circuit or its parameter values. Thenodal time functions can then be
comparedwith the time functions of the fault-free circuit to characterize the
effect of the fault.
2.5.2.4.2 Connector-Switch-Attenuator Level Failure Models. The connector-
switch-attenuator (CSA) level of failure modeling simulates circuit operation
at a higher level than the analog circuit level [8]. In this model, the
circuit is represented by a collection of switches, conduction paths, and
attenuators. Switches have positive and negative control inputs corresponding
to NMOS and PMOS transistors, respectively. Loading is represented by
attenuators.
Signals are constrained to discrete values; however, the model
permits any number of values. The smallest set of values needed to describe a
circuit in this model is four. These are 0, l, high impedance (Z), and
indeterminate or unknown (U). An additional modifier classifies a signal as
being either strong or weak corresponding to relative current sourcing or
sinking capabilities.
As an example, suppose that a particular circuit has k signals
applied to a connector c. The connector c assumes an output value determined
by the connection operation applied over the k signals. For example, if all
but one signal had the value Z, c would have the value 1 if the remaining
input had the value 1. If an equal number of signals had value 0 and l, the
output would be U. On the other hand, if one signal had the value 0 and all
the remaining signals had the value 1~ (weak 1), the value of c would be 0.
A switch may be activated by either a strong or weak signal. It may
be used to switch a strong signal. Switches therefore may be used to simulate
the inherent signal amplification of gates. Switches may also be defined with
asymmetric behavior. For example, a switch may attenuate a 1 to a 1~ but
pass a 0 without attenuation.
A timing well is defined to enable simulation of time delay effects.
The state of the well is determined by its initial conditions, the strength of
the applied signals, the size of the well, and time. A timing well acts like
a lumped resistor-capacitor (RC) time constant by delaying the charging or
discharging of a connector. The nature of RC delays implies that strong
signals will tend to make the well change state faster than weak signals.
An example of this model is illustrated in Figure 2.5.2-6. Figure
2.5.2-6a shows a conventional NMOS inverter characterized by a depletion load
"pull-up" transistor and an enhancement mode "pull-down" transistor. An
equivalent CSA model of the inverter is _hown in Figure 2.5.2 6b. In the CSA
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representation, A represents an attenuator, S is a switch, and W is a timing
well. The inverter converts a i ~ to a 0 and a 0 to a i ~ to model the
asymmetric behavior of NMOScircuits.
Analyzation of the circuit of Figure 2.5.2-6b follows traditional
mechanismsfor gate level models. The connectors are first set to initial
signal values as determined by timing well or flip-flop initial conditions.
The connector values are then evaluated by examining the signal values
connected to each connector. Time is incremented and timing well outputs
re-evaluated. Connector outputs are again computed.
Figure 2.5.2-6c shows the time behavior of Figure 2.5.2-6b. The
input and output nodes x and z, respectively, take on values of 0 and i N.
By definition, a weak signal can source or sink less current than a strong
signal. Consequently, the time required to alter the output by the weak input
I ~ is longer than that required by the strong 0.
Modeling failures necessitate the addition/deletion of circuit
elements or modification of attenuator, signal strength, or timing well values.
For example, in Figure 2.5.2-6d an attenuator has been inserted between the
switch and the output node. This simulates the effects of a faulty "pull-down"
transistor. After modifying the circuit topology or timing parameters, circuit
analysis proceeds as above.
2.5.2.4.3 Gate-Level Fault Models. Gate level modeling is the highest level
modeling level suitable for fault studies of integrated circuits [6, 7, 9].
The classical model comprises gates, latches, flip-flops, and so forth.
Signal levels are constrained to logical i and 0.
A circuit is modeled by its equivalent gate level logic diagram.
The logic value of a connector is determined by the output driving that
connector. Time behavior is determined in much the same manner as the previous
model in that the value of each connector is determined as a function of time
from the initial conditions.
Classical fault simulation at this level restricts the fault set to
stuck-at-one and stuck-at-zero. This limitation has been moderated through the
use of work-around models [6, 7]. In these models, complex logic circuits are
substituted for the faulty device. This permits simulation of various opens
and shorts. Timing behavior of the circuit elements may also be altered to
simulate timing degradations.
Figure 2.5.2-7 shows the fault models for a CMOS NOR gate whose
inputs are A and B and whose output is F. This figure can simulate the effects
of stuck-at faults, open faults, and coupling faults. Components in this model
indicated by an asterisk are assumed to fail in the classical stuck-at manner.
The remaining components are assumed to be perfect. Labels near the fault
components indicate the failure mechanism that causes the particular fault.
The original NOR gate is shown in the middle of Figure 2.5.2-7. It
is marked with an asterisk to indicate that its output can faulted by a
stuck-at-i or stuck-at-0. The NOR gate output feeds the D input to a latch.
The latch output follows the D input while the CLK control is I. When CLK goes
to 0, the latch holds the output at the value of D when CLKwas last I. This
latch is used to simulate parasitic storage elements that form when the NOR
gate output is neither pulled to Vdd or ground. When a failure of this type
occurs, the previous output of the NOR gate will be held in the gate's fan-out
capacitance.
There are five failures that result in an open in the NOR output:
B PULL-DOWN MISSING, A PULL-DOWN MISSING, BROKEN OUTPUT WIRE, MISSING OUTPUT
CONTACT, and P TRANSISTOR DEFECTIVE. There is a buffer associated with each
of these failures. The output of these buffers will be 0 if no failure is to
be simulated and 1 otherwise. For example, if B PULL-DOWN MISSING is set to 1
and if input B = 0 and input A = l, the CLK input to the latch will be 0. This
condition simulates the effect that the NOR gate will float for this fault
only when the NOR gate output depends on the defective transistor.
Coupling faults in the form of shorts (bridging) are modeled with a
multiplexer created from two AND gates and an OR gate. In normal operation the
multiplexer selects the nominal signal for its output. When a coupling fault
is simulated, the multiplexer outputs the AND of the nominal signal and a
neighboring signal.
For example, one such multiplexer is located above the original NOR
gate. This multiplexer selects either the NOR gate output when no fault occurs
or the AND of the NOR with NEIGHBOR 3 when a bridging fault is being simulated.
NEIGHBOR 3 is a signal wire near the NOR gate output. In CMOS logic, the
value 0 normally dominates the value 1. As a result, if two independent out-
puts short together, the result will be the AND of the two outputs. Bridging
of signals NEIGHBOR 1 and NEIGHBOR 2 with the two inputs is simulated by the
multiplexers located at the bottom of the figure.
2.5.2.4.4 Model Comparison. Each of the generic models described above is
useful for modeling integrated circuit failures. The models vary primarily in
the range nf _pp!ications for which they are to be used. That is, when
specifying a model it is important to determine the modeling requirements.
Very detailed analysis of small circuits is best done by a different model
than that used for crude analysis of very large circuits. The features,
advantages, and disadvantages of each of the modeling techniques are
sunmmrized in the subsections below.
2.5.2.4.4.1 Transistor-Level Modeling.
Features:
• Detailed analysis at the electronic component level.
Results are presented in a manner analogous to an
oscilloscope probe of an actual implementation.
• Many computerized simulation packages are available.
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Advantages:
• Highest accuracy in modeling circuit behavior.
• Permits modification of transistor behavior to simulate
intra-transistor failures.
Disadvantages:
• Requires solution of generalized time-dependent differential
circuit equations.
• Practical application range limited to analyzing small
circuits.
2.5.2.4.4.2 Connector-Switch-Attenuator Level Modeling.
Features:
• Simplified representation of integrated circuit components.
• Results are in the form of a logic analyzer output.
Advantages:
• Straightforward means to model logic level effects of
integrated circuit failures.
• Useful in modeling larger circuits than the transistor level
model.
Disadvantages:
• Does not model failures with the same detail as transistor-
level simulation.
Simulation software is not yet generally available.
Gate Level Modeling.
Features:
• Primitives are gates, flip-flops, and latches.
Advantages:
• Models large networks effectively.
• Many software simulation packages are available.
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Disadvantages:
Does not model all relevant integrated circuit failures.
Complexwork-around models are needed to simulate faults
other than the stuck-ats.
2.5.2.5 Conclusion. By their nature, digital components are less suscep-
tible to small variations in supply voltage, transistor gains, capacitances,
resistances, timing, and so forth than analog circuits. More spectacular
upsets such as those that cause shorts, opens, significant timing or voltage
level degradation, or stuck signal wires do alter circuit behavior in a
measurable way.
Appendixes 2.5.2.A through 2.5.2.E provide a survey of the typical
subtle and major circuit upsets. As evidenced by the simulations, failed
circuits exhibit behaviors ranging from no apparent malfunction to asymmetric
timing degradation or signal attenuation. The onset of erroneous behavior
corresponds to values of contact resistance observed in test structures.
Based on the observed fault classes, the connector-switch-attenuator
model appears to be the best fault simulation compromise of the three modeling
methods. It remains to be demonstrated that this fault set fairly represents
faults in actual circuits. A simulator is currently being developed but has
not yet been released [i0].
2.5.2.6 References.
. G. R. Case, "Analysis of Fault Mechanisms in CMOS Logic Gates," Proc.
13th Design Automation Conference, 265-270 (June 1976).
e G. L. Schnable, et al., "Reliability of CMOS Integrated Circuits,"
Computer, ii (I^_, _ i_ t.... _ 1o_Q0--£1
_U_LUU_L
. M. F. Adam and D. M. Aaron, "MOS Reliability Prediction Model," Annals of
Reliability and Maintainability Conference, Vol. 9, 576-586 (July 1970).
. E. S. An.lick and G. R. Nelson, "Low-Field Time-Dependent Dieletric
Integrity," IEEE Trans. Reliab., R-29 (3), 217-220 (August 1980).
. S. J. Rosenberg, D. L. Crook, and B. L. Euzent, "H-MOS Reliability," IEEE
Trans. Electron Devices, ED-26 (I), 48-51 (January 1979).
. R. L. Wadsack, "Fault Modeling and Simulation of CMOS and MOS Integrated
Circuits," Bell System Tech. J., 57 (5), 1449-1473 (May-June 1978).
. M. W. Sievers and A. Avizienis, "Analysis of a Class of Totally Self-
Checking Functions Implemented in a MOS LSI General Logic Structure,"
Proc. Eleventh Annual International Symposium on Fault-Tolerant Computing,
256-261 (June 1981).
2-173
oo
i0.
J. P. Hayes, "Fault Modeling for Digital MOS Integrated Circuits," IEEE
Trans. Computer-Aided Design, CAD-3 (3), 200-207 (July 1984).
J. Galiay et al., "Physical Versus Logical Fault Models in MOS LSl Cir-
cuits, Impact on Their Testability," Proc. Ninth Annual International
Symposium on Fault-Tolerant Computing, 195-202 (June 1979).
M. Kawai and J. P. Hayes, "An Experimental MOS Fault Simulation Program
CSASlM," Proc. 21st Design Automation Conference (June 1984).
2-174
A Aw
i
m
-Fv
Figure 2.5.2-1. Inverter
A Av
-Bv
m
Figure 2.5.2-2. NOR gate
2-175
A A
v
T
!
I
m
i
-F
0
-B
Figure 2.5.2-3. NAND gate
2-176
D Av
T
L]
F
L]
F
i
I
w
Figure 2.5.2-4. Static flip-flop
D
IN
A
v
W
I
I
W
i = DOUT
I
Figure 2.5.2-5. Dynamic flip-flop
2-177
X Av fJ
m
-7
Figure 2.5.2-6a. NM0S inverter
l
El
:Z
Figure 2.5.2-6b. CSA inverter model
TIME
0
i
2
3
4
5
6
7
8
9
i0
II
NODE X Z
0 i~
i~ I~
I~ i~
i~ i~
I~ 0~
l~ 0~
i~ 0
I~ 0
0 0
0 0~
0 I~
0 i~
Figure 2.5.2-6c. Inverter timing
X Av
I
Fl
El
I B
T
I
Figure 2.5.2-6d. Failed inverter
A
2-178
A B BROKEN
11 OUTPUT y_-_7 MISSING
B PULL-DOWN I_I WIRE _l_I
APu,L-;/_ r_)
MISSING-" il 'T-'
p TRAN SI STOR
DEFECTIVE _ r
OUTPUT
CONTACT
7
= A B
FAULTY
NOR GATE--_[I_
I I
I
A NEIGH
,;o B 'OGEFAOLT
NEIGH R 3 TO F
B_L T
TO A = TO B
30R 1 NEIGHBOR 2 B
: FAULT-INDUCING DEVICE
Figure 2.5.2-7, CMOS gate level work-around model for NOR gate
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APPENDIX 2.5.2.A
CMOS INVERTER TRANSISTOR-LEVEL FAULT MODEL ANALYSIS
A CMOS inverter was analyzed using a transistor-level circuit
analysis program running on the IBM PC computer. The 15 simulations run on
the inverter illustrate the following behaviors: stuck-at-O, stuck-at-l,
attenuated pull up, attenuated pull down, attenuated and asymmetric pull up
and pull down, and timing degradations.
The fault model shown in Figure 2.5.2.A-I utilizes two pulse
sources, a capacitor, eight resistors, and a PMOS and NMOS transistor. Signal
source SO drives the inverter input. Source SI models a nearby signal source
that is capacitively coupled to the inverter output. The plot shows the
outputs of SO and SI where SO rises to 5 volts and SI peaks at 3.5 volts. SI
was attenuated to simulate a drop in the coupled voltage. SI pulses occur
once during SO at Vdd and once at SO = 0 volts. The resistors and capacitor
used to model various intra-inverter opens and shorts are defined as follows.
Nominal resistor and capacitance values are listed below.
RI: SO to output IE6
R2: SO to inverter input 0.I
R3: SO to P gate 0.i
R4: P drain to N gate 0.i
RS: N source to ground 0.I
R6: Vdd to P source 0.i
R7: P source-drain short IE6
R8: N source-drain short IE6
CI: Capacitor IE-II F
Figure 2.5.2.A-2 shows the normal output operation of the inver-
ter. The lower trace in Figure 2.5.2.A-2 shows the expected inverter
operation.
Figure 2.5.2.A-3 shows the inverter behavior when the input is
shorted to the output. The source SO has sufficient drive to dominate the
inverter operation.
In Figure 2.5.2.A-4 the input/output short is I0 ohms. The
inverter output still follows its input; however, the output is attenuated.
The inverter behaves as though its output were stuck-at-l.
In Figure 2.5.2.A-5 the input/output short is I00 ohms. Here the
inverter behavior dominates the short although the "zero" level has been
raised to 0.3 volts and the "one" level has been lowered to 4.5 volts.
Figure 2.5.2.A-6 models a "moderate" open from SO to the inverter
by setting R2 to I000 ohms. Here the NMOS transistor does not conduct. As
seen, the resulting inverter output is stuck-at-l.
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Figure 2.5.2.A-7 simulates a "moderate" open to the PMOS transistor
by setting R3 to i000 ohms. In this figure the P transistor fails to com-
pletely turn off when the input is at Vdd. The resulting output is produced
by a voltage divider created from the source-drain resistances of the N and P
transistors. Note that as the RC time constant in the P-transistor gate
charges up, the inverter output drops when SO goes to Vdd. When the input
goes low, the P transistor does not conduct and bring the output to Vdd, so
the output remains low.
Figure 2.5.2.A-8 simulates a l-megohm "open" to the PMOS transistor
by setting R3 to I megohm. The RC time constant at the P-transistor gate is
large enough to prevent the inverter output from changing as it did in Figure
2.5.2.A-7 when SO is at Vdd. The inverter goes to Vdd when the input goes to
zero.
In Figure 2.5.2.A-9 a 1000-ohm resistance is placed between the
drain of the P-transistor and the output. The inverter output is pulled
partway to ground and exhibits an RC time constant on pulling up. This is the
only simulation in which the effect of the coupled source is evident.
Figure 2.5.2.A-I0 illustrates inverter behavior when a l-megohm
resistor separates the P-transistor from the output. This simulation shows
that the inverter output fails to pull up to Vdd. Its operation is dominated
by the coupled source S1 when the inverter input is zero. The coupled source
causes a jump in excess of 1 volt when the inverter input is low and has no
apparent effect when the N-transistor is conducting.
Figure 2.5.2.A-II represents the inverter behavior with a 1000-ohm
resistance between the N-transistor source and ground. In this simulation,
the inverter output is stuck-at-l.
Figure 2.5.2.A-12 shows inverter behavior when a 100-ohm resistance
i_ placed between the P-transistor source and Vdd. In this simulation, the
inverter pulls down normally but exhibits an RC time constant delay on pulling
up.
Figure 2.5.2.A-13 shows inverter behavior when there is a high
resistance to Vdd. As would be expected, the inverter behaves stuck-at-0.
In Figure 2.5.2.A-14 the P-transistor source-drain has been shorted
by a 10-ohm resistor. A stuck-at-i behavior results.
Figure 2.5.2.A-15 is a simulation of a higher impedence short
across the P-transistor. In this figure, the inverter appears to behave
normally.
Finally, Figure 2.5.2.A-16 shows the simulation of a low impedence
short across the N-transistor. Here the inverter pulls down normally but
attenuates the pull up voltage.
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APPENDIX2.5.2. B
CMOS NAND TRANSISTOR-LEVEL FAULT MODEL ANALYSIS
A CMOS NAND gate was analyzed using a transistor-level analysis
program. The simulations indicate that the NAND gate exhibits stuck-at as
well as asymmetric timing and signal degradation effects.
The fault model shown in Figure 2.5.2.B-1 comprises three
independent pulse sources, two P-type transistors, two N-type transistors, a
coupling capacitor, and 15 resistors. Nominal resistor values are indicated
below. The resistors and capacitor are defined as follows:
RI: Open to ground 0.I
R3: Open between N-transistors 0.I
R5: Open from output to N-transistor O.1
R6: Open from output to P-transistor 0.1
R8: Open from P-transistor to output 0.I
Rl0: Open from Vdd to P-transistor 0.1
Rll: Open from input 0.1
R12: Open from input to P-transistor O.1
R13: Short from input to Vdd 1E6
R14: Open from input to N-transistor 0.1
R15: Short from input to ground 1E6
R18: Short from output to Vdd 1E6
R19: Short from output to ground 1E6
R23: Short from input to output 1E6
R24: Open from Vdd 0.1
Cl: Capacitance 1E-11F
The capacitor couples an attenuated signal source to the NAND output
to simulate capacitive coupling to a nearby signal.
The traces in Figure 2.5.2.B-I represent the inputs to the NAND
gate. The 3.5-volt pulses in the remainder of the figures in this appendix
represent the coupled signal. The nominal NAND gate output appears in Figure
2.5.2.B-2.
In Figure 2.5.2.B-3, resistor RI was set to I00 ohms, simulating a
moderate impedance open to ground. The resulting output waveform is the
expected stuck-at-1.
Figure 2.5.2.B-4 simulates a moderate open between the
N-transistors. The NAND gate output suffers a timing degradation and signal
attenuation on pull down.
A moderate open is simulated in Figure 2.5.2.B-5 between the output
and the N-transistors. Here the NAND gate exhibits a stuck-at-1 behavior.
Figure 2.5.2.B-6 simulates a moderate open to the pull up
P-transistors. A timing degradation occurs in a 0 to 1 transition of the NAND
gate output.
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In Figure 2.5.2.B-7 the open from the output to the P-transistors
was increased. Here the timing degradation to achieve a logic i value is
significant and the NANDgate output becomesmore sensitive to the coupled
voltages whenthe ouput should be high.
Figure 2.5.2.B-8 shows a moderate short from the output to Vdd.
There is a broadening of the negative pulse, indicating a timing degradation.
Figure 2.5.2.B-9 represents an open between the drains of the P-
transistors. A timing degradation occurs in pulling the NANDgate output to
Vdd due to the open to the leftmost P-transistor.
A moderate open from a P-transistor to Vdd is simulated in Figure
2.5.2.B-I0. Again a timing degradation occurs.
In Figure 2.5.2.B-II, a moderate open is inserted between one of
the signal sources and the NAND gate. Here, the NAN]} gate appears stuck-at-l.
Figure 2.5.2.B-12 simulates a moderate open to the gate of the
leftmost P-transistor. The resulting output is attenuated on the low going
pulse due to both the faulted P-transistor and both N-transistors conducting.
This fault behaves as a signal degradation.
In Figure 2.5.2.B-13, a low impedence short connects a signal input
to Vdd. The resulting waveform shows little change in the NAND gate output
due to the high drive capability of the signal source.
Figure 2.5.2.B-14 simulates a moderate impedence open from the
source to an N-transistor. The resulting NAND gate output suffers a timing
degradation.
In Figure 2.5.2.B-15, a low impedence short is placed from ground to
the gate of an N-transistor. Here the NAND gate exhibits both a timing
degradation and a signal attenuation to ground.
Figure 2.5.2.B-16 shows a low impedence short from the output to
Vdd. The resulting output is stuck-at-l.
In Figure 2.5.2.B-17, a low impedence short was placed from the
output to ground. The NAND gate suffers a timing degradation on pulling up as
well as a signal attenuation.
A low impedence short from input to output is simulated in Figure
2.5.2.B-18. Here the NAND gate appears stuck-at-l.
Figure 2.5.2.B-19 simulates a moderate open from Vdd to the P-
transistors. The output waveform shows a significant timing degradation on
pull up as well as an interaction with the coupled signal.
2.5.2.B-20.
pulling up.
A smaller open from Vdd to the P-transistors is simulated in Figure
Here the NAND gate primarily exhibits a timing degradation on
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Finally, Figure 2.5.2.B-21 simulates an open from the output to the
N-transistors. The coupled signal has a pronounced effect when the NANDgate
output is floating. The NANDgate appears stuck-at-l.
2-187
:13 10
SO $1
11
14
12
8
23
OUTPUT
18
19 _2
24
VDD
5
4
>
_3
< 2
0
1
0
10 2O
[ T T
30 40 50
T I I "T
60 70 80 90 I0(
TIME, ns
Figure 2.5.2.B-I. NAND fault model
2-188
5.5
4.3
3.1
1.9
0.7
-0. 51
1171111¸ 7
iiiit _F ""......
,,M ........... i
• t ...... _ ...... I
" ....................... .......... q ......................... 1
!
__:- i: ....._ ........ IIIIIZII
_...u..,,.,.,{ ............ { .......... 4 [..+.- ,-4 ............... 4
I
............ • ....................... ] ........................... d
Figure 2.5.2.B-2. Nominal behavior
for a NAND fault model
......4 .... !...........I
::iiiiiiiilii!iiiii
.......................I ...........
.................................I
................................................... q
................... t _ .......... I .........
.... _ ............ • .............................. -I ................... q
.....................................................lt
..... _"....... • ........................ " .......... 'l""J .........°
................................................................... I ......... •
forFigure 2.5.2.B-6. R6 = lO0
a NAND fault model
5.5
4.3
3.1
1.9
O.7
-0.5
...........q...............4 ...........,,
..........._ .............4...............
.........................................
irl ......................................I'i........I
_ii...........:............l
......! ..........t ...........4
......................................t 4,, I.........
!
i ! I
II
.................................. _ ...... I..,I ........... q
for aFigure 2.5.2.B-3. R1 = I00 fl
NAND fault model
I/
i
............................................ J........... • .............• 'J i
............................................j::/i:ii:::::
el ...........
I
............................... o ................................................
Figure 2.5.2.B-7. R6 = 500 _ for
a NAND fault model
5.51 _ ....... __ ...............
4.3 ............_......................................... I
............,!........... ,-= --,. ...........1
.......................... • ............. in ......... _......................... ,IF .............. 1
1.9 ............i ................................., .......r ......................
O.7 ii I:IIZZIII: tZI:iiii tiill _IZ:Iiiii .ii:t.7.tliiiiit
-0.5iiiiiii[:iii_iiilliiZ _[i iiiiiiiiil_ ii:liii_
Figure 2.5.2.B-4. R3 = 50 _ for a
NAND fault model
• ........... + ............. _.• ......
I............l .....................
IIIZII .......................
m_ I P'N ie,
........ ,L
... .. .. J........... I .........................................
Figure 2.5.2.B-8. R8 = 1,000
for a NAND fault model
........... q
............ j
fl
3.1 ............!.....................
1.9 ............i............................
0.7 ............k .......................
-0.5 ..........................................
0 2'O
Figure
........... T2
q............_ ..................... 4 ..........4 .................
+ ...........'...................... • ...........• ................4
+ ................................................. n...............
40 60 80 100
TIME,
2.5.2.B-5. R5 = 200 f_ for a
NAND fault model
...................... •tY"l ....
...................... "t'l"f ....
...................... 4,4k4 .....
......................'I-/V
......................_ |%
0 20
ns
.................................................. r....................... •
. i
L..................... f ............................. _....................... |
I, ,,,,n .............. _ ....................... _,,,, _,..,,ql ................ 4
I,,,,..• ..................................... •.,., P,,,,.-t ............... 4
i,,,,,*,le ................................... _,,,., _.,,,..,t_ .............. 4
I""'1 .................................................................
I. ... .. _ ,.,,,.,,_ ...................... • ...... _,...,,,,le ............. t
40 60 80 100
Figure 2.5.2.B-9. R8 = 1,000,000 fl
for a NAND fault model
2-189
ORIGINAL PAGE !,3
OF POOR QUALITY
5.5 ..................................p, __ ,,,,_ __
4.3 ......................................................................................................
-" t31 ......................................................................................
....................... n ........... • ........................................ i. .......... 4 ...........
1.9 .......................................................................................................
o.,.......................................................
-0.5 .......................I .................................................................................J
Figure 2.5.2.B-10. R10 = 1,000 _ for
a NAND fault model
...........r ..................................
...........L .....................
Figure
........., ............................ q .................. ,
,.4..,,.._ ............................. _ .................. '
e.m.q ml
i',iiii_J...........................................................
........... ......................................... i ...................
2.5.2.B-it,. R14 = 1,000 fl for
a NAND fault model
5.5
4.3
3.1
1.9
0.7
-0.5
.... -q
.................................. • ........................................_ .,,,_ .--4 ...........4
........................................................................... e.......l ......, ........... 4
...................................................................... w, ,,,,.I ................. (
.................................... | .................................... o ........ I ................. i
.....................................| .............................P *****,*-4
...................................................................................................... J
000 fl forFigure 2.5.2.B-II. RII = i,
a NAND fault model
[]...........
.....................................................' ..........l ..............................•
..................... n- ]
..........• ..................... _..................i ..........I .............................. 4
............... n,,,,. _a_ ' '" 'p".................... n .,.4 ............. q
............ 4 ....................................... i .......... I ............. i ............ q
i
............ • .................................. i .......... I ,,a ............. • ........... 4
1
..............................:::L[ ........................................................
........................................................................... _ .............................. 4
Figure 2.5.2.B-15. R15 = 0.5 f_ for
a NAND fault model
5.5
4.3
3.1
1.9
0.7
-0.5
Figure 2.5.2.B-12. Rl2 = 1,000
a N_D fault model
........................_iiii.............................................
...........I .......................... • ................'..........................n ......
fl for Figure
- i:::]..........._ _ T l-fill ...........i ............i .............
............................................1111111111111111111111[11111111111[111111
......................................................H....................
_ 1
2.5.2.B-16. R18 = l0 fl for
a NAND fault model
5.5
4.3
3.1
1.9
0.7
-0.5
....................................... ¢ .......... I ........................................
................................................. • ,,' i .......... I ........................................Fq -3
............................._'_ I....................'.......................................
0 20 40 60 80 I00
TINE,
Figure 2.5.2.B-13. R13 = 0.1 _ for
a N/kND fault model
0
ns
Figure
!
...... e.... i......_...
............4 ...... ,........o,
20
...........I"_i
i.........__iiiiiiiiiliiiiiii
4O
...............f ...........
60 80
I............
100
2.5.2.B-17. RI9 = 10 fl for
a NAND fault model
2-190
o 5 =................... " .................................
4.3 ....................._r--_
.......................................' _ -- ilZili3.1_ ...............................
19F ,.................... t.,,t ............ | ............... f
....................... J,,e ............ 4 .............. J
0.7 .......................................................4
I
...................................................... i
-0.5 .......................................................J
Figure 2.5.2.B-18.
a NAND fault
...........i..........."................................
................................................ORIGINAL PAGE IS
- ..........i,_ .=--_.............OF POOR QUALITY
..................... I-! ..........................
/
... ... .....L....................;............
R23 = 10 _ for
model
5.5 Z]I 7.1111............
4.3 .....................
31 .............................
............... _ .... J .....
1.9 "
o.7 ...................[_
-0.5 .....................
...... 4 ............
.... 4 .............
t iiiiiiilliiiiiiiiiiiiiii*iiiiii ]...........
i .................................................................17 -'. i ..........
........................ t ........... I............
......................... ;f ...... ii 'l ...........
J,,.,e.
IZIIIIiiiilklliiIY iii lJ
Figure 2.5.2.B-19. R24 = 1,000 Q for
a NAND fault model
5.5 iiiii;'.iiiiJ!_'II'/U.iiiiiiiiiii'.7.11tiii'.iiiiiiiiiii7 "'_
4.3 ..........................................................i F i ...........t
3. 11117..iiIIIIIZI'7!1!!!!!!"iiiiiiiiiiii.iiiii_ 17'!!!!!
1.9 7.111111iiiii.iiii' iiiiiii iii 1111111111¸¸'7III'IZiii .iii_
-0. 5I.]iiiiiiiiiiiilZ]i ..'.]/._]]] I]]II/I]IZIIi .Z5]. '''' d
Figure 2.5.2.B-20. R24 = i0 f_ for
a NAND fault model
5.5 ............_ ..............
........ j., .......................
4.3 ..................................
31 .................................
19 ................................
,D
0.7 ..................................
........... ] ......................
-0. 5 ...........J .......................
0 20
Figure 2.5.2
for a
...................._ ,, _ ......ZX]IZIII'.IIZ]'_¢- I
...... I..,..+ ..................................... i .,..4
...... t...,I. ..................................... 1.,.-,4
....... i.,..i ..................................... 0. ,.,,4
....... • ,.t ................................... 4,..,..t ................. 1
........ e..,p ................................... o-.....4 ................. t
........ 4,.e,, .......................................... .i ...... a
40 60 80 100
TIME, ns
.B-21. R5 = 1,000,000
NAND fault model
2-191
APPENDIX2.5.2. C
CMOSNORTRANSISTOR-LEVELFAULTMODELANALYSIS
The failure effects of a CMOSNORgate were simulated using a
transistor-level analysis program. The behavior of this circuit is analogous
to that observed in Appendix 2.5.2.A: stuck-ats, asymmetric timing degrada-
tions, signal attenuation, and voltage division. The fault model is illus-
trated in Figure 2.5.2.C-I. The trace in the figure shows the NORinputs
produced by two of the pulse generators. The circuit contains three pulse
generators, four transistors, a coupling capacitor from one of the pulse
generators to the NORoutput, and ii resistors and a capacitor defined as:
RI: Open from input to P-transistor 0.01
R2: Open from N-transistor to ground 0.01
R3: Openfrom pulse generator to input 0.01
R4: Open from both N-transistors to ground 0.01
R5: Open from P-transistor to output 0.01
R6: Attenuation from the NORoutput 0.01
R7: Open from N-transistor to ground 0.01
R8: Short from output to ground IE6
Rg: Short from Vdd to output IE6
RI0: Open from Vdd to NOR gate 0.01
RII: Short from input to output 0.01
CI: Capacitance IE-II F
Figure 2.5.2.C-2 shows the nominal NOR gate behavior. The bottom
trace shows a double pulse from the capacitively coupled pulse generator
as well as the NOR gate output. The output shows the characteristic quick
pull down and slow pull up (due to the series P-transistors).
Resistor RI was set to I kohm in Figure 2.5.2.C-3 to simulate a
moderate open from the input to the P-transistor. The NOR gate suffers a
slight timing degradation in the 0 to I transition.
Figure 2.5.2.C-4 simulates a significant open to a P-transistor.
There is a further delay in the 0 to I transition of the NOR gate.
Figure 2.5.2.C-5 show the result of a significant open from the
leftmost N-transistor to ground. Due the input signal order, the other N-
transistor pulls the output low before the faulty transistor turns on. As a
result, there is no damage indicated in the NOR gate output.
In Figure 2.5.2.C-6 a moderate open is inserted into the gate lead
of the rightmost N-transistor. A slight timing degradation occurs in the i to
0 transition.
Figure 2.5.2.C-7 represents the effects of a moderate open in the
ground connection. An asymmetric signal attenuation occurs in the i to 0
transition.
A moderate open from the P-transistor to the output is shown in
Figure 2.5.2.C-8. A severe timing degradation is the primary result.
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In Figure 2.5.2.C-9 a moderate open is simulated from the NORgate
output. The coupled signal source dominates the behavior of this circuit.
Figure 2.5.2.C-I0 simulates a moderate open in the ground lead of
the rightmost N-transistor. This simulation shows a timing degradation in the
1 to 0 transition.
A low impedenceshort from the output to ground is simulated in
Figure 2.5.2.C-II. Here, the NORgate behaves stuck-at-O.
Figure 2.5.2.C-12 simulates a low impedenceshort from the output
to Vdd. The NORgate exhibits a stuck-at-I behavior.
In Figure 2.5.2.C-13 a moderate open was simulated in the Vdd supply
path. There is a significant timing degradation in the 0 to 1 transition.
Finally, Figure 2.5.2.C-14 shows the behavior when there is a small
impedencefrom the input to the output. The resulting output from the voltage
divider is an attenuated version of the input.
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APPENDIX 2.5.2.D
CMOS STATIC FLIP-FLOP TRANSISTOR-LEVEL FAULT MODEL ANALYSIS
The failure effects of a CMOS static flip-flop were analyzed using
a transistor-level circuit analysis program. Figure 2.5.2.D-I shows the
circuit model. Nominal component values used in this analysis are listed
below. As illustrated in the fault simulations, the flip-flop exhibits
stuck-at-I and stuck-at-0 behavior, asyn_netric timing degradations and
failures whose effects depend on the switching threshold and timing of
external circuits. These latter failures may cause errors under certain
operations and may be invisible for other operations. It remains to
investigate the effects of these undetectable latent failures on
error-checking algorithms.
Figure 2.5.2.D-I comprises standard cross-coupled inverters and two
signal sources, SO and SI, that simulate true and complement data pulses. The
trace shows the outputs from the two independent signal sources. Fourteen
resistors are used to simulate opens and shorts and are defined as:
RI: Open from signal source 50
R2: Open to gate of N-transistor 0.01
R3: Open to gate of P-transistor 0.01Q
R4: Open between N-transistor and ground 0.01Q
R5: Open between P-transistor and Vdd 0.01Q
R6: Open in cross-coupling 0.01
R7: Open in cross-coupling 0.01
RS: Short between cross-coupling IE6
R9: Open to N-transistor gate 0.01Q
RIO: Open to P-transistor gate 0.01Q
RII: Open between N-transistor and ground 0.01Q
RI2: Open between P transistor and Vdd 0.01
RI3: Open from signal source 50 Q
RI4: Open from Vdd 0.01
Figure 2.5.2.D-2 shows the nominal behavior of the flip-flop.
In Figure 2.5.2.D-3, a moderate (i kohm) open is inserted into the
gate connection of one of the N-transistors. The resulting output briefly
rises to logic i (at 74 ns) while the data pulse is applied. However, since
regeneration does not occur, the flip-flop fails to maintain the 1 state. The
output of this circuit appears stuck-at-0 if sampled after the data pulse
period, but may be interpreted as a good output (depending on the threshold
values of succeeding stages) if sampled near the end of the data pulse.
Figure 2.5.2.D-4 shows the analogous behavior when a P-transistor
drive is attenuated by a l-kohm resistance. Here, the output is stuck-at-i
independent of the data pulses.
A moderate open to ground is simulated in Figure 2.5.2.D-5. The
resulting output is similar to that observed in Figure 2.5.2.D-3. Since one
of the inverters _ faulty, it cannot participate in the regeneration process.
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Figure 2.5.2.D-6 shows the analogous behavior when a moderate
resistance is inserted into the Vdd path of one of the inverters. Figure
2.5.2.D-6 is very similar to Figure 2.5.2.D-4.
In Figure 2.5.2.D-7, a moderate open has been inserted into the
cross-coupling path. The flip-flop has no difficulty in achieving a 0 state
but cannot hold a i state. The fault maynot be observed externally if the
output of this circuit is sampled sufficiently quickly after the data pulses.
Figure 2.5.2.D-8 shows the flip-flop behavior when an open is
inserted into the other cross-coupling path. Here, the flip-flop cannot hold
a 0 state.
In Figure 2.5.2.D-9 a moderate-valued short was inserted between
the cross-coupling connections. This short does not affect the flip-flop
behavior.
A low-valued short between cross-coupling paths was simulated in
Figure 2.5.2.D-I0. Here the output stays in the region between 3 and 3.5
volts. Depending on external circuit behavior, this output may appear
stuck-at-l, stuck-at-0, or stuck-at-X.
Figure 2.5.2.D-II shows the results of a moderate open to the gate
of the right N-transistor. The flip-flop fails to achieve a 0 state and
therefore appears stuck-at-l.
In Figure 2.5.2.D-12, a moderate open was placed into the gate
connection of the right P-transistor. The resulting flip-flop output is
stuck-at-0.
A moderate open was inserted into the path of the right signal
source in Figure 2.5.2.D-13. Here the flip-flop behaves stuck-at-l.
In Figure 2.5.2.D-14, an open was inserted into the Vdd connection
of the right inverter. The flip-flop exhibits a stuck-at-O behavior.
Figure 2.5.2.D-15 shows flip-flop behavior when a l-kohm series
resistor is inserted into the path from the right signal source. There is a
slight timing degradation in the 0 to i transition.
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APPENDIX 2.5.2.E
CMOS DYNAMIC LATCH TRANSISTOR-LEVEL FAULT MODEL ANALYSIS
The CMOS dynamic latch element shown in Figure 2.5.2.E-I was used
to simulate various failure mechanisms. The faulty circuit was analyzed using
a transistor-level circuit analysis program. Faulty behavior is analogous to
that observed in the previous appendixes.
The model in Figure 2.5.2.E-I comprises an NMOS load transistor
configured as a capacitor, a transmission gate, three signal sources, and five
resistors. Nominal component values are listed below. The resistors are used
to simulate opens and shorts as follows:
RI: Open to enable on PMOS transistor in transmission gate
R2: Open to enable on NMOS transistor in transmission gate
R3: Short from input to output
R4: Open from transmission gate to capacitor
R5: Short from ground to capacitor
0.01
0.01
0.01
0.01
IE7
Figure 2.5.2.E-2 shows the nominal output behavior of the latch.
In Figure 2.5.2.E-3 the latch behavior is simulated under the
condition of a moderate open in the enable to the PMOS transistor in the
transmission gate. The p-transistor neither turns on nor turns off fully,
leading to a bleeding of the capacitor. The capacitor, in fact, will slowly
follow the input data. Hence, this failure looks like a stuck-on-X fault in
which X varies between 0 and 1.
The connection to the p-transistor is opened in Figure 2.5.2.E-4.
The resulting waveform shows the appearance of both a timing alteration and a
signal attenuation.
Figure 2.5.2.E-5 shows the effects of a moderate open to the
n-transistor in the transmission gate. Here the n-transistor fails to
completely turn on or off, resulting primarily in leakage of the capacitor.
This failure is similar to the one shown in Figure 2.5.2.E-3.
Figure 2.5.2.E-6 illustrates the effect of an open to the
n-transistor in the transmission gate. The resulting output suffers a timing
alteration as well as a signal offset.
A relatively large series resistance from the transmission gate to
the capacitor is simulated in Figure 2.5.2.E-7. As is seen, there is virtually
no degradation in the latch output.
Figure 2.5.2.E-8 simulates a moderate short to ground. Depending
upon the system timing, the latch output might appear stuck-at-zero or, if
sampled soon after the latch enable pulse, would appear fault-free.
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A moderate short from input to output is shown in Figure 2.5.2.E-9.
The dominant characteristic of this failure is a timing degradation.
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2.6 CRRES CHIP 1
The test circuits described here will be included in the
Microelectronics Package (MEP) of the Combined Release and Radiation Effects
Satellite (CRRES).
The CRRES chip serves three purposes:
l* It demonstrates the capability of custom LSI/VLSI in a
spacecraft flight system environment.
, It is a vehicle for correlating product assurance technology
with device performance.
. It provides an opportunity to study the effects of single
event upset (SEU) and total dose radiation on devices
fabricated using foundry processes.
The CRRES chip has three experiments implemented on a single silicon
substrate. The circuitry includes a l-kbit RAM for SEU measurements, a timing
sampler for measurement of propagation delay, and an addressable array of
transistors for device parameter extraction. The chip also includes test
structures to monitor process parameters, and individual transistors identical
to those used in the above circuits. These transistors can be probed to
characterize the chip before it is packaged.
The CRRES chip will be fabricated using a basic 3-pm oxide isolated
p-well CMOS process offered through the MOS Implementation Service (MOSIS) of
the USC Information Sciences Institute. Included on the wafers will be "drop-
in" test structures for assessment of wafer yield and reliability. Identical
wafers will also be fabricated using a "field-hard" process offered by a
commercial vendor. This process will yield devices functional up to a total
radiation dose of about 500 krad Si.
The chips will be delivered from the fabricators in wafer form. The
CRRES chip and the test structures on the wafers will be probed at JPL and
subsequently diced and packaged by the JPL packaging group. About 120 packaged
chips will be subjected to qualification screening and burn-in to select the
flight parts.
Figure 2.6-i shows the ik and 4k RAM versions of the CRRES chip
floor plan with pin functions labeled. Figure 2.6-2 shows the layout of the
CRRES chip and associated test chips for obtaining reliability (time-dependent
dielectric breakdown), yield, and parametric data. This composite structure
will be repeated across the wafer and will allow a comparison of test chip
results with CRRES chip performance and yield. Also included are four
inverter circuits configured in a CD 4007 arrangement. These circuits,
designed for the Goddard Space Flight Center, will also be included in the
CRRES MEP.
IThis section was prepared by R. H. Nixon.
2-206
The CRRESchip is packaged in a 64-pin dual in-line package. The
table in Appendix 2.6.A describes the pin functions in detail and indicates
the type of interface to the spacecraft system.
2.6.1 RandomAccess Memory(RAM)
The CRRESchip static RAMhas been designed specifically for the
detection of single event upsets. The RAMarchitecture is based on the con-
ventional static-CMOS six-transistor RAMcell found in manycon_nercial designs.
The sophisticated timing circuits for enhancing the speed of these commercial
designs has been removedto improve circuit reliability in a space radiation
environment. Both a l-kbit and a 4-kbit version of the RAMwill be built.
2.6.1.1 RAM Operation. The RAM is organized as 64 or 256 16-bit words.
has a 16-bit bidirectional data bus for reading and writing, a 6- or 8-bit
address bus and four input control lines. The only functional difference
between the l-kbit and the 4-kbit RAM is the use of two additional address
lines. These lines are not used on the l-kbit RAM, but may be connected to
active circuitry if desired without harming the RAM function.
It
The data bus is connected to chip pins 30 to 45, with pin 45 being
the least significant bit. The address bus is connected to pins 50 to 55, with
pin 55 being the least significant bit. The 4-kbit version of the RAM has two
additional address bits: A6 at pin 57 and A7 at pin 3.
The RAM schematic (Figure 2.6-3) and the RAM timing diagram (Figure
2.6-4) illustrate the function and operation of the RAM. RAM pin connections
are shown in Figure 2.6-3 as well as in the table in Appendix 2.6.A.
The S control line (pin 46) acts as a chip select for the RAM only.
The other circuits on the chip are not affected by S. When S is low, the data
bus _ _-_ .... +_ _ _;gh _mpoa=_= mnap_ and the address bus and remaining
control lines have no effect on the RAM. When S is high, the W, E, and EP
control lines are enabled.
The W control line (pin 47) is the read/write control line. When W
is low, the RAM is in the read mode and the tristate I/0 is at low impedance
and drives DQ according to the output of the RAM column data latch. When W is
high, the RAM is in a write mode and the tristate I/O pad is in the high
impedance state. Data at DQ is connected through the transmission gates and
into the memory cell.
The E control line (pin 48) enables the memory cell row select and
read/write circuits when it is high. When the RAM is in read mode, the column
data latches follow the bit lines when E is high and hold data when E is low.
When the RAM is in the write mode, the write data transmission gates are on
when E is high and open when E is low.
The EP control line (pin 49) controls the column bit line precharge.
Since the memory cells are coupled to the bit lines with n-channel transistors,
the bit lines must be precharged to a logical i prior to reading data. EP has
no effect if the RAM is not selected (S low). In this case, the precharge
transistors are always on. When EP is low and the RAM is selected, the
precharge transistors will remain on until E goes high.
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The RAMshares Vdd with the chip Vdd (pin i) and Vss with the chip
Vss (pin 29). From tests on prototype circuits, we have determined that the
RAM will operate at clock periods as small as 400 ns using the timing
sequences shown in Figure 2.6-4. Prototype RAM circuit test results are:
IDD standby: < 1 wA
IDD selected: 5 pA
IDD operating:
(2-ps clock rate)
3.5 _A
Read/Write access time 70-80 ns
Chip select time 200 ns
2.6.1.2 RAM SEU Analysis. The RAM memory cell has been designed with
transistor source drain areas that are the minimum allowable for reliable
circuit operation under the design rule constraints for the 3-_m CMOS
process. However, to facilitate SEU modeling, four different memory cell
geometries were designed and were included on the prototype parts used for
ground testing. Only the minimum geometry design is included on the flight
parts. Within these designs the feature sizes of both the n-channel and
p-channel transistors are scaled from minimum geometry to roughly three times
the minimum scale size, or about i0 times the area for the source and drain
diffusion/ion implantation. This approach provides maximum SEU sensitivity
(minimum geometry cells) and enough size variation to observe the effects of
scaling on SEU sensitivity. The memory cell transistor designs are also
included in the test strip area of the CRRES chip. This will allow direct
measurement of device parameters required for SEU modeling.
RAM cell SEU is presently being modeled to predict the critical
charge for SEU using SPICE 2G.I. Figure 2.6-5 shows the schematic diagram and
the geometrical layout of the mimimum geometry RAM cell. In Figure 2.6-5, the
sensitive drain junctions, corresponding to one state of the memory cell, are
highlighted as shaded areas. The injection of charge due to a heavy ion
striking this sensitive area is modeled as a current source, as shown in the
diagram.
Predictions of the SEU rate for the minimum geometry cell have been
made based on the Peterson Model [1, 2]. These results are shown for varying
values of Vdd in Figure 2.6-6. The critical charge (Qc) required to upset the
minimum geometry cell is approximately 0.5 to 0.8 pc, depending on Vdd. By
estimating the density of incident radiation with energy above Qc expected in
the satellite orbit, the upset rate is estimated to be approximately 0.3 upsets
per month per 1024 RAM cells. Prototype CRRES RAM chips are being tested with
radiation of known energy and density to confirm the model predictions.
2.6.2 Transistor Matrix
The transistor matrix allows a statistically significant number of
n- and p-channel transistors of varying geometries to be characterized with
minimal system overhead and external chip pins.
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The matrix, shown in Figure 2.6-7, consists of 16 p-channel and 14
n-channel MOStransistors, of various geometries, arranged in a 4 X 8 array.
Twoof the matrix locations contain field oxide transistors. Appropriate
selection circuitry is included to permit measurementof individual transistor
characteristics. The row and column selection circuitry is the samedesign as
that used in the RAM,i.e., NORlogic with a weak n-channel pull down transis-
tor used as a commonresistive load. The transistor geometries are illus-
trated in Figure 2.6-8. These geometries are identical for both n and p types
of transistors.
The organization of a small section of the transistor matrix is
illustrated in Figure 2.6-9. In this figure, two adjacent columns of a single
row are shown in the manner in which they are physically laid out on the chip.
A column contains transistors of only one type, i.e., n-channel or p-channel.
The n- and p-columns are alternated, with each column containing four identical
transistors of one of the types shown in Figure 2.6-7. This placement of
transistors is also illustrated in Figure 2.6-9.
The transistor matrix requires eight external pin connections
excluding the chip Vdd and Vss. It is enabled by the XT Enable line (pin
56). Whenthe XT Enable line is low, the transistors are biased to a known
state (p-channel transistors turned off and n-channel transistors turned on).
These states were chosen because they are the worst-case bias conditions that
will cause the greatest shift in transistor threshold voltage. Whenthe XT
Enable line is high, the matrix is enabled, allowing measurementson individ-
ual transistors to be made. The XT Enable line enables only the transistor
matrix and has no effect on the other circuits on the chip.
Selection of an individual transistor is achieved by addressing the
row and column of the transistor. The R0 and R1 lines (pins 59 and 58,
respectively) select the rows 0 through 3, with R0 being the least significant
k;+ T_o oo oi =ha 09 l_n_ (p_n_ 60, 61. and 62. respectively) select the
columns 0 through 7, with CO being the least significant bit. All row and
column select lines are true with a logical I.
Transistor measurements are made by selecting the matrix, addressing
a transistor (pins 58 to 62), supplying a current to the ID line (pin 63) and
a voltage to the VG line (pin 4), and measuring the voltage on the VD line
(pin 64). If the current to the ID line is measured and the voltage on the VG
line is known, the transistor drain voltage, drain current, and gate voltage
can be determined directly. By varying the voltage on the ID and VG lines,
different operating points can be characterized.
The transistor matrix has three lines available for evaluation
purposes that will be connected to Vdd or Vss during actual operation. In the
CRRES microelectronics package (MEP), the VPS line (pin 2) is connected to +5
volts and the XT Well (pin ii) line is connected to ground (Vss). For ground
testing, these pins will be biased so that a back gate bias is placed on the
transistors to measure the body effect parameter. The transistor matrix
select circuit (all transistors excluding the transistors to be tested) is
powered by the chip Vdd (pin i).
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Transistor parameters will be extracted from a matrix of drain
current, gate voltage, and drain voltage measurements from individual transis-
tors. The resulting matrix of transistor parameters for different-sized
devices will then be solved for the scale-dependent global transistor param-
eters (see Section 2.3.6). The transistor measurement configuration is shown
in Figure 2.6-10. This is a schematic representation of the layout shown in
Figure 2.6-7. The matrix was designed so that the drain voltage, noted as
VD(measure), is measured using a Kelvin connection. This can be seen by a
close inspection of Figure 2.6-7 where VD(measure) taps the voltage very close
to the point where the drain current ID enters the transistor. The overall
leakage current for the matrix is less than i0 pA, which is quite acceptable
for transistor characterization. It can be see from Figure 2.6-11 that the
transistors are drawing hundreds of microamperes of current. Figure 2.6-11
shows data taken from a prototype fabrication run.
It remains to be seen how this matrix will behave after large doses
of radiation. Two effects will dominate the behavior with radiation: The
transistor threshold voltages will shift and the leakage currents will
increase. The shift in the field-oxide transistor thresholds will cause the
formation of inversion layers and loss of transistor isolation. The shift in
gate-oxide transistor thresholds will result in loss of control in the
addressing circuitry. Finally, the increase in bulk leakage with radiation
will also result in loss of control in the addressing circuitry.
2.6.3 Timing Sampler and Ring Oscillator
Two types of asynchronous circuits have been included on the CRRES
chip for determining the delays of logic transitions through inverters. These
circuits are the ring oscillator and the timing sampler. Only the timing
sampler will be measured on the satellite; the ring oscillator is included for
comparison of ground-based measurements.
The ring oscillator is a commonly used circuit for determining the
propagation delay of logic gates. The ring oscillator, however, has been
shown to sometimes give erroneous results. In particular, there is the
possibility of higher harmonic oscillation modes that, if incorrectly inter-
preted, can lead to the false calculation of gate delay time [3, 4]. The
timing sampler (Figure 2.6-12), which consists of a chain of 128 inverters, is
free of this problem because delays are directly measured by means of exter-
nally generated timing events (transitions) as opposed to internally generated
timing events.
2.6.3.1 Circuit Operation. The ring oscillator consists of a ring of 257
inverters. It has no stable condition and will oscillate with a period that
is some odd submultiple of the delay time twice around the ring. The ring
oscillator is tested by initializing it into its fundamental mode of oscilla-
tion and then, while assuming that it stays in this mode, measuring the
frequency with a frequency counter.
The timing sampler shown in Figure 2.6-12 consists of an inverter
chain in which the output of inverter pairs is connected to latches, which in
turn are connected to a 6-bit decoder. The timing sampler is tested by
applying a start transition to the input, waiting a known delay (tp or tn),
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applying a stop transition to the input, and then sampling the binary output
of the decoder. This provides for a fast, repeatable, and all-digital
measurement of gate delay.
The circuits that detect the output of the inverters consist of a
latch circuit followed by a mutual exclusion circuit (Figure 2.6-13). Each
latch has two inputs (a and b), one connected to a tap on the delay line and
the other to a common enable input. The latches, which are initially reset to
the same state, are successively tripped as a signal transition (originating
from the transition on the start input) travels down the inverter chain and
reaches each tap. All latches, however, can be disabled from tripping at any
time after the start transition by means of a stop transition on the enable
input. As a result, the first latch through the Nth latch will be set, while
the other latches remain reset. The latch outputs are decoded to the binary
value N, which is sampled at the circuit probe pads. The delay per stage is
then calculated by dividing the total delay (the time elapsed from the start
transition to the stop transition) by N. Since some of the tap nodes may be
in the process of switching when the latches are disabled, the resulting non-
digital voltages being sampled at this time will show up at the latch outputs.
One of these latches could possibly be in a metastable state, so that this
latch output would remain non-digital indefinitely. To prevent such non-
digital behavior from getting into the decoder and showing up in the binary
output, the output of each latch is passed through a mutual exclusion circuit.
The mutual exclusion circuit output will not begin to change state
until the latch is off balanced from its metastable point by at least one
transistor threshold (approximately i volt). These circuits also sharpen the
edges of the latch outputs that are switching, thus reducing the probability
of sampling the binary output while a bit is changing. Since the timing
sampler is essentially a delay-to-digital converter, there is a possible
quantization error in the measured output N. This error is minus one least
significant bit and results in a worst-case stage delay errer of !00/N percent.
Inverter-pairs were used as delay elements (stages) in the timing
sampler as well as the ring oscillator. This allowed the measured delays
obtained from the ring oscillator to be directly compared with those obtained
from the timing sampler. The first inverter in the pair drives an identical
inverter and thus has a fanout of one, whereas the second inverter drives two
inverters and has a fanout of two.
The operation of the timing sampler is controlled by the TSE (pin
16) enable and TSI (pin 15) inverter input lines. As seen in the timing
diagram shown in Figure 2.6-13, the timing sampler is in a reset state when
TSE and TSI are both high or both low. If TSE changes state, the latches are
armed. When TSI changes state, the logic signal corresponding to the new
state of TSI ripples through the string of inverter pairs. When TSE changes
state again, the latches are disabled and the outputs DO through D5 show the
number of stages the signal rippled between the state changes of TSI and TSE.
2.6.3.2 Circuit Analysis. An analysis of propagation delay and transistor
transit time is given below. For the purpose of this analysis, the following
naming conventions have _=_,.......__=_:
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TPD= propagation delay time
TAU= transistor transit time
ip = inverter pair
- = falling edge
+ = rising edge
= underscore--this is used in conjunction with
other designators to characterize the type of
delay time or transit time that is being
described, e.g., TPDipt is the propagation delay
time for the rising edge of an inverter pair.
The circuit tau model [5] essentially says that the propagation
delay of a negative or positive logic transition through an inverter is propor-
tional to the ratio of the inverter load capacitance to the gate capacitance of
the active transistor, i.e., the n-channel transistor gate capacitance for the
inverter output's falling edges, or the inverter p-channel transistor gate
capacitance for the inverter output's rising edges. The proportionality
constants for these delays are the tau of the n-channel transistor (TAUn) and
the tau of the p-channel transistor (TAUp), respectively. The TAUnand TAUp
can be determined for the timing sampler or ring oscillator by analyzing their
response.
2.6.3.2.1 Loaded Inverter Pair. Consider the loaded inverter pair shown in
Figure 2.6-14. All transistors are of the minimum length (Ln = Lp = minimum)
allowed by the design rules. The loading of the inverter can be expressed as
the product of the input gate capacitance of an inverter (Cn + Cp) and the
fanout. The fanout of the first stage of an inverter pair (node "a") is i,
and that of the second stage (node "b") is f. The ratio r of an inverter is
defined as the width-to-length ratio of the p-channel transistor to that of
the n-channel transistor, or r = (W/L)p/(W/L)n. Since Lp = Ln, r is also
equal to the ratio of the gate capacitance of the p-channel transistor to that
of the n-channel transistor (r = Cp/Cn). The values of f and r in the CRRES
timing sampler and ring oscillator designs are f = 2, and r = 5/3. The delays
through the first and second inverter can now be expressed in terms of TAUn,
TAUp, r, and f. The propagation delays through the first inverter for the
falling and rising edges at node "a" are, respectively:
TPDa- -
Cn + CP
Cn
TAUn = (i + r) TAUn
and
TPDa+ -
Cn + CP
Cp
TAUp = (i + l/r) TAUp.
The delay through the second inverter for the falling and rising
edges at node "b" are, respectively:
TPDb- - f(Cn + Cp)
On
TAUn = f(1 + r) TAUn
and
TPDb+ - f(Cn + Cp)
Cp
TAUp = f(l + l/r) TAUp.
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By summingthe individual inverter delays, the inverter-pair propa-
gation delays for negative and positive edges at node "b" are, respectively:
and
TPDip- = TPDa++ TPDb-
= (i + l/r) TAUp + f(l + r) TAUn
TPDip+ = TPDa- + TPDb+
= (i + r) TAUn + f(l + l/r) TAUp.
(I)
(2)
2.6.3.2.2 Timing Sampler. The inverter pair delays determined from the
timing sampler measurements are:
TPDip- = tn/N-
TPDip+ = tp/N+
where tn and tp are the applied delays (see Figure 2.6-12) and N- and N+ are
the number of latches tripped for negative and positive transitions, respec-
tively. Solving Equations I and 2 for the two unknowns, TAUn and TAUp, yields:
TAUn - f • TPDip- - TPDip+ (f > I) (3)
(i + r)(f 2 - l)
and
TAUp - f - TPDip+ - TPDip (f > I) (4)
(1 + 1/r)(f 2 - I)
2.6.3.2.3 Ring Oscillator. The ring oscillator consists of loaded inverter
pairs and a NOR gate for initialization (see Figure 2.6-15). The on time and
off time of the oscillation waveform are:
t(on) = n • TPDip+ + (i + r) TAUn
and
t(off) = n - TPDip- + (I + l/r) TAUp
where n is the number of inverter pairs in the ring oscillator.
Applying Equations (I) and (2) yields:
t(on) = n[(l + r) TAUn + f(l + l/r) TAUp] + (i + r) TAUn (5)
t(off) = n[f(l + r) TAUn + (I + l/r) TAUp] + (I + l/r) TAUp (6)
The number of inversions in the ring oscillator is 2n+l, which
includes the n inverter pairs plus the NOR gate initialization stage.
2-213
The period of oscillation T is: T = t(on) + t(off).
The solution to Equations 5 and 6 for the two unknowns, TAUnand
TAUp, yields:
TAUn= n - f • t(off) - (n + i) • t(on) (7)
(i + r)[n 2 ° f2 _ (n + 1) 2 ]
TAUp =
n - f ° t(off) - (n + i) • t(on)
(i + I/r)[n 2 * f2 _ (n + 1) 2 ]
(8)
Table 2.6-1 shows test results taken from test circpits fabricated
in CMOS. Delays were measured for both positive and negative transitions.
The difference between these delays is a function of the p-channel and
n-channel transistor channel mobility difference, the ratio of the p-channel
to n-channel width to length ratio (r), and the fanout of the inverter pairs
(f). These delays turned out to be equal for this CMOS/bulk design (r = 5/3,
f = 2). Values for the n-channel transistor tau (TAUn) and the p-channel
transistor tau (TAUp) are calculated from these delays.
2.6.3.2.4 Conclusions. Measurements taken on the timing sampler and ring
oscillator show good correlation. The results demonstrate that the timing
sampler approach can yield good values for propagation delay and tau. Some
minor inadequacies should be noted, however. The timing sampler design used
on the CRRES does not take into account parasitic capacitances, and suffers
from a worst-case quantization error of plus or minus one bit. Future designs
are being planned that will eliminate the error and take into account the
parasitic capacitances.
2.6.4 Chip Fabrication History
To date, several prototype designs have been fabricated and tested.
In some of the designs, circuits were non-functional because of design errors.
In all the prototype fabrication runs, circuits on some chips were non-
functional because of mask or fabrication problems. A summary of the fabri-
cation of devices built so far appears in Table 2.6-2.
2.6.5 Chip Requirements and Plans for CRRES
A total of 36 packaged chips will be delivered to CRRES in June of
1985. Twelve chips will actually fly on board the spacecraft. The remaining
24 will be used for ground testing and spares. The plan calls for four of the
flight chips to come from the radiation-hard process and the remaining chips
from the MOSIS foundries. All chips will be packaged and tested at JPL. Some
prototype chips and spares will undergo limited total dose and SEU testing to
further verify the design and data reduction procedures.
A brief description of the testing strategy for the three major
functions is given below.
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RAM: The CRRESRAMis one of manyother RAMsthat will be sampled
periodically by the Microelectronics Package to determine if
single event upsets have occurred. A knownpattern will be
written into the RAMand subsequently interrogated to deter-
mine if a bit (or cell) has flipped. Any difference between
the pattern written and the pattern read will be transmitted
to ground stations for anaylsis.
XT MATRIX: Each of the 30 transistors in the matrix will be measured in
the configuration shownin Figure 2.6-10. A total of 120 data
points per transistor will be measured. ID will be measured
for i0 settings of VDand 12 settings of VG. The matrix will
be sampled according to the satellite sampling plan. The
current ID will be resolved to ± i _a, and the VD(measure)
to ± I0 mV. The voltages VG, VD(force), and Vdd will be held
to within + i mV.
TIMING
SAMPLER:The timing sampler requires a start and stop signal to deter-
mine the precise sampling period for resolving the propagation
delay. This period will be approximately I00 ns + Ins. The
numberof stages that are tripped will be represented by a
6-bit binary word. The timing sampler will be interrogated
according to the satellite sampling plan.
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Table 2.6-1. CMOSTiming Samplerand Ring Oscillator Results
CHIP LOT
Tpd (1)
TIMING SAMPLER
tau-13
(eq. 3)
tau-P
(eq. 4)
R ING OSCI LLATOR
tau-P
(eq. 8)
1 A 2.50 0.313 0.521 0.512
2 A 3.14 0.392 0.654 0.637
3 A 2.55 0.318 0.530 0.500
0.332 0.553 0.654
0.426 0.709 0.696
0.394 0.656 0.637
0.435 0. 725 0.690
0.442 0.737 0.679
0.422 0.703 0.685
4 A 2.66
5 B 3.40
6 B 3.15
3.48
3.54
3.37
tau-n
Tpd 121 (eq. 71
2.47 0.307
3.07 0.382
2.41 0.300
3.15 0.393
3.35 0.418
3.07 0.382
3.32 0.414
3.27 0.408
3.28 0.411
7 B
8 B
9 B
NOTES: (1) RISING AND FALLING EDGE DELAYS ARE THE SAME:
Tpd = Tpd_ip- = Tpd_ip+
(2) THE ON AND OFF TIMES ARE THE SAME:
Tpd = T(ON) = T(OFF)
(3) ALL DELAY UNITS ARE IN NANOSECONDS
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Table 2.6-2. CMOSCRRESChip Fabrication Summary
DESIGN
Crreschip
Crreschpl
Crreschp2
Crreschp7
Crreschp8
Creschpl0
Creschpll
RUN#
M39D
M39H
M3BM
M3C0
M41V
M41V
M44E
M4GM-I
M4GM-2
M4GM-I
M4GM-2
M4GM-I
M4GM-2
SUBMITTED
915183
ii/30/83
1/16/84
3130184
4/26/84
5/23/84
6/19/84
RECV'D RAM MATRIX T.S.
12/19/83 DE N/A N/A
2/3/84 DE N/A N/A
3/7/84 DE N/A N/A
2/6/84 DE N/A N/A
5/30/84 DE N/A N/A
5/30/84 7/12 N/A N/A
6/20/84 3/12 DE DE
9/10/84 0/8 DE DE
9/10/84 2/8 DE DE
9/10/84 0/2 DE DE
9/10/84 1/2 DE DE
9/10/84 3/7 DE 5/7
9/10/84 4/7 DE 3/7
* = additional fabrication run submitted by MOSIS
DE = design error prevented circuit from being tested
N/A = not applicable because circuit not included
x/x = operational circuits/chips received
COMMENTS
RAM only fab.
RAM only fab.
RAM only fab.
RAM only fab.
RAM only fab.
Mask & fab. prob.
Fab. problems
Mask & lab. prob.
Mask & fab. prob.
Mask & fab. prob.
Mask & fab. prob.
Mask & fab. prob.
Mask & lab. prob.
2-232
APPENDIX 2.6.A
CRRESCHIP PIN DESIGNATIONS
PIN #
2
3
4
5
6
7
8
9
i0
ii
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
* - pin unused and tied to ground
# - pin unused and left unconnected
*** - 4-kbit RAM only
All logic connections are 5 V = true unless otherwise noted
NAME TYPE DESCRIPTION
VDD POWER (+5)
XT UPS
A7 ***
XT VG
6TINV OUT
6TINY SUB
6TINI/ VDD
6TINV P-GATE
6TINV VSS
6TINVWELL
XT WELL
6TINY N-GATE
Spare
Spare
TSI
TSE
RO ENABLE
RO OUT
Spare
Spare
Spare
Spare
TS DO
TS DI
TS D2
TS D3
TS D4
TS D5
GROUND
DQ 15
DQ 14
DQ 13
DQ 12
DQ Ii
DQ i0
DQ 9
POWER (+5)
LOGIC IN
ANALOG IN
ANALOG OUT (#)
POWER (+5)
POWER (+5)
ANALOG IN (*)
POWER (GND)
POWER (GND)
POWER (GND)
ANALOG IN (*)
Spare (*)
Spare (*)
LOGIC IN
LOGIC IN
LOGIC IN
LOGIC OUT (#)
Spare (*)
Spare (*)
Spare (*)
Spare (*)
LOGIC OUT
LOGIC OUT
LOGIC OUT
LOGIC OUT
LOGIC OUT
LOGIC OUT
POWER (GND)
LOGIC INIOUT
LOGIC INIOUT
LOGIC INIOUT
LOGIC INIOUT
LOGIC INLOUT
LOGIC INIOUT
LOGIC INIOUT
RAM, XT Matrix select circuit
and Pad Ring Vdd
XT Matrix P-channel XT sources
4-kbit RAM Address bus, bit 7
XT Matrix gates
6 Terminal Inverter output
6 Terminal Inverter substrate
6 Terminal Inverter Vdd
6 Terminal Inverter P-XT gate
6 Terminal Inverter Vss
6 Terminal Inverter P-Wells
XT Matrix P-Wells
6 Terminal Inverter N-XT gate
Timing Sanpler input
Timing Sampler enable
Ring Oscillator enable
Ring Oscillator u_u_'-+_
Timing Sampler output, bit 0
Timing Sampler output, bit 1
Timing Sampler output, bit 2
Timing Sampler output, bit 3
Timing Sampler output, bit 4
Timing Sampler output, bit 5
Chip ground
RAM Data bus, bit 15
RAM Data bus, bit 14
RAM Data bus, bit 13
RAM Data bus, bit
RAM Data bus, bit ii
RAM Data bus, bit 10
RAM Data bus, bit 9
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37
38
39
40
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
DQ8
DQ7
DQ6
DQ5
DQ3
DQ2
DQi
DQ0
S
W
E
EP
A5
A4
A3
A2
AI
A0
XT ENABLE
A6 ***
R1
R0
CO
CI
C2
XT ID
XT VD
LOGICIN/OUT
LOGICIN/OUT
LOGICIN/OUT
LOGICIN/OUT
LOGICIN/OUT
LOGICIN/OUT
LOGICIN/OUT
LOGICIN/OUT
LOGICIN
LOGICIN
LOGICIN
LOGICIN
LOGICIN
LOGICIN
LOGICIN
LOGICIN
LOGICIN
LOGICIN
LOGICIN
LOGICIN
LOGICIN
LOGICIN
LOGICIN
LOGICIN
LOGICIN
ANALOGIN
ANALOGOUT
R_MData bus, bit 8
RAMData bus, bit 7
RAMData bus, bit 6
RAMData bus, bit 5
RAMData bus, bit 3
RAMData bus, bit 2
RAMData bus, bit i
RAMData bus, bit 0
RAMchip select
RAMread/write select
RAMread/write enable
RAMprecharge control
(0 = precharge on)
RAMAddress bus, bit 5
RAMAddress bus, bit 4
RAMAddress bus, bit 3
RAMAddress bus, bit 2
RAMAddress bus, bit I
RAMAddress bus, bit 0
XT Matrix select
4-kbit RAMAddress bus, bit 6
XT Matrix row address, bit i
XT Matrix row address, bit 0
XT Matrix col. address, bit 0
XT Matrix col. address, bit 1
XT Matrix col. address, bit 2
XT Matrix XT drain current
XT Matrix XT drain voltage
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APPENDIX2.6.B
INTRINSICGATEDELAY(TAU) MODEL
In this appendix we derive the equation for the intrinsic delay of
an inverter that drives a capacitive load. The time delay is related to the
drive capability of the inverter and hence will reflect whether the inverter
is pulling its output from a low to a high state or vice versa.
For a rising step pulse input to the inverter, shownin Figure
2.6.B-I, the output voltage can be found by considering that inm_ediately after
the pulse the pull-up transistor Qp is off and the pull-down transistor Qn is
on.
In this example, the drain of Qn is initially biased at Vdd so that
Qn is in saturation (i.e., VDn >> VDsat = VGn- VTn). For this n-channel
transistor (subscript n), the drain current is:
IDn = (UnCoWn)(VGn- VTn)2/(2Ln) (i)
where VGn = Vi = Vdd, U is the channel mobility, W is the channel width, L is
the channel length, UT is the threshold voltage, and Co is the gate oxide
capacitance per unit area. Since Qp is off, the current through Qn is equal
to the current drawn from the load capacitance, Cz, or
Iz = Cz-dVo/dt (2)
The load capacitance is equal to the input capacitance of subsequent stages,
the junction capacitance of the drains of Qn and Qp, and the wire capacitance
L_Jr11._h=_.._input _p_citance__ of the subsequent stages is given by the fanout
times the sum of the gate capacitances of both the pull-up and puil-dow_
transistors.
By combining Eqs. (I) and (2), using the Kirchhoff current law,
integrating with respect to time, and evaluating the constant of integration
at Vo(t = 0) = Vdd, the output voltage of the inverter while Qn remains in
saturation is
Vo = Vdd - [(UnCn)/(2Ln2Cz)](Vdd - VTn)2t (3)
where Cn = CoWnLn is the gate capacitance of Qn. According to Eq. (3), the
time tl for the inverter output to decay to zero is:
tl : (Cz/Cn)TAUn (4a)
where the intrinsic delay for Qn is defined as:
TAUn = 2VddLn2/[Un(Vdd - VTn) 2] (hb)
Thus TAUn is defined for the case where Qn is assumed to remain in saturation
as the output of the inverter goes Lo zero. As seen in F_gure 2.6.B-2, once
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the inverter output is no longer in saturation, the output decays
asymptotically to zero.
Using similar reasoning for a falling step pulse input to the
inverter, the intrinsic delay for Qp is
TAUp = 2Vdd Lp2/[Up(Vdd - IVTpl) 2] (5)
where Qn is off and Qp must pull the inverter output high.
The TAUn and TAUp are used to estimate the propagation delay for
inverter operation. For a falling inverter output the propagation delay is
estimated as
TAUpd- = (Cz/Cn)TAUn (6)
and for a rising inverter output the propagation delay is estimated as
TAUpd+ = (Cz/Cp)TAUp (7)
where Cp = CoWpLp is the gate capacitance of Qp. It is noted that TAUpd- = tl
derived in Eq. (4a). The utility of Eqs. (6) and (7) is found in that the
propagation delay for the inverter can be calculated by simply multiplying the
intrinsic gate delay (TAUn or TAUp) by the ratio of the load capacitance (Cz)
to the driving transistor capacitance (Cn or Cp).
2.6.B.2 REFERENCE
l, S. M. Kang, "A Design of CMOS Polycells for LSI Circuits," IEEE Trans. on
Circuits and Systems, CAS-28, 838-843 (1981).
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Figure 2.6.B-I. CMOS inverter used to calculate the intrinsic gate delay
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Figure 2.6.B-2. The input and ouLput signal for a CMOS inverter
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SECTION 3
DISCUSSION AND PLANS
3.1 OVERVIEW
This effort has developed a number of test structures and the
associated test methodology. In some cases, the methods are mature and ready
for routine use (e.g., the Pinhole Array Capacitor). In other cases, the
methods are developmental and require additional data to establish the
validity of the method (e.g., the time-dependent dielectric breakdown). In
still other cases, the methods have not been abstracted from the literature
and reduced to practice (e.g., subthreshold leakage current, and transistor
capacitance). In the follow-on effort we will be working to fill in the gaps
in the measurement technology with an eye to establishing a comprehensive test
strip and/or test structure methodology that can be used in routine use.
One of the changes that appear mandatory is the change from the
currently used 2-by-N probe pad configuration [i] shown in Figure 3-1. This
configuration has served well for over five years. It was originally
developed when test chip drop-ins were an accepted practice. But with the
advent of direct-step-on wafer photolithography (as opposed to whole wafer
photolithography), the need to conserve space became paramount. Several GaAs
manufacturers have adopted the configuration shown at the bottom of Figure
3-1, and it is seen that there is a 60 percent space savings. The
disadvantage of the more compact structure is that bonding is now impossible,
whereas with older structures, bonding was possible. We intend to convert our
test structures to the compact probe-pad configuration shown in Figure 3-1.
The major complaint concerning the use of test structures is the
lack of comparison between test structure results and circuit performance.
Test chip and test strips [2] are in routine use in the industry, but there is
little data that confirms the comparison. For example, Bernard [3] shows how
ring oscillator performance compares with contact resistance and Ipri [4]
shows how inverter chains can reveal layout rule limits. To further develop
the data base for comparing test structure results and circuit performance,
four types of test chips are being arranged on the wafer as shown in Figure
3-2. Two of the chips are CRRES chips. These chips have a timing sampler,
RAM, and transistor matrix. The transistor count for the CRRES (RAM1) chip is
about 12,000, and for the CRRES (RAM2) chip is about 30,000. The performance
of the circuits on these chips will provide the circuit performance data. The
test structures are contained on the test chip (CM5041) and contain structures
similar to those described in Section 2.4.2. A transistor matrix has been
included to allow a detailed parameter extraction of the DC transistor param-
eters after irradiation.
The overall approach to developing the wafer acceptance procedures
is illustrated in Figure 3-3. It indicates that approximately seven dedicated
3-_m CMOS runs are required to establish the data base in support of the
case studies in which the correlation between test structure results and
circuit performance will be established. In this manner we will be able to
develop wafer acceptance procedures that a_e _.... on an engineering data base.
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Figure 3-2. Four types of chips arranged on a 4-inch-diameter silicon wafer
that will be used to establish a correlation between test structure results
and integrated circuit performance
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